Gs9215 Niko Sem
Gs9215 Niko Sem
Low quiescent power dissipation buck applications based on GS9215 will provide
Power good indicator/ Power save option about 100ns-order response to load when output
Integrated gate drivers with fast transmission voltage falls down or rises up. The frequency will
scheme increase or decrease to meet the change in
Enable pin output load. Moreover, the GS9215 will take the
Over temperature protection(Non-Latch) same method to regulate the output voltage when
TQFN40-5x5 Package input voltage changes. When transient response
Green Product (RoHS, Lead-Free, regulated, the controller will maintain a new
Halogen-Free Compliant) steady-state operation. Both the transient
response state and the new state, the GS9215
Applications always has the same on-time.
Notebook computers The GS9215 is suitable for the solutions which
CPU core/IO Supplies have the output voltage between 0.7V and 20V.
Chip/RAM Supplies An external setting resistor and output voltage
This document is NIKO-SEM's confidential information. Anyone having confidential obligation to NIKO-SEM shall keep this document confidential. Any
unauthorized disclosure or use beyond authorized purpose will be considered as violation of confidentiality and criminal and civil liability will be asserted.
Typical Application
Figure 1a Typical Application of GS9215 for VOUT<2.5V
Error AMP
Error AMP
Error
AMP
Error
AMP
Error
AMP
Error AMP
Pin Configuration
PHASE
VDD5V
UGATE
BOOT
GND
VIN
TON
NC
CS
EN
10 9 8 7 6 5 4 3 2 1
VIN 11 40 VDDP
VIN 12 39 PGOOD
VIN GND
VIN 13 38 FB
VIN 14 37 VOUT
VIN 15 36 GND
VSWH 16 35 LGATE
VSWH 17 34 VSWH
VSWH
VSWH 18 33 PGND
VSWH 19 32 PGND
VSWH 20 31 PGND
21 22 23 24 25 26 27 28 29 30
PGND
PGND
PGND
PGND
PGND
VSWH
PGND
PGND
PGND
PGND
Pin Descriptions
No. Name I/O type Pin Function
1 TON I Inner Ton Time Control Pin. Connect an external pull up resistor to VIN.
Analog and Digital Power Input; Minimum 1uF ceramic capacitor is
2 VDD5V I
needed.
6 BOOT I
Use a ceramic capacitor connecting to the external diode with this pin.
7 UGATE O High side gate signal, Must be floated.
8 NC
Ordering Information
GS9215PP-R
1. Package 2. Shipping
No Item Contents
VPHASE -2 ~ 33 V
GND - 8V (<400ns, 20μJ) to 33V (<200ns, VBOOT-GND<39V)
Electrical Characteristics
(RTON=250KOhm, VDD5V=5V, VIN= 8V, EN=VDD, TA =25°C, unless otherwise specified)
SUPPLY VOLTAGE
Reference Voltage
Enable Logic
EN Logic High Voltage EN_H EN Rising(2V~5V), LGATE Falling 3.3 V
Current Parameters
RTON=300K,VIN=8V,
Ton Operating Current ITON 22.4 24 25.8 uA
VFB=0.73V
VIN=8V,VFB=0.6V,
On-Time TON 245 350 455 ns
RTON=300K,VOUT=1.1V
LGATE Driver Pull Down RL_DN BOOT-PHASE=5V, LGATE=Low 0.5 1.0 ohms
Current Sensing
ICS current temperature coefficient TCCS On the bias of 25C 4700 ppm/°C
Voltage Fault Protection
OVP Threshold OV_TH PGOOD Rising, LGATE Rising 120 125 130 %
PGOOD Flag
Bootstrap Diode
Note 1. Stresses listed as the above “Absolute Maximum Ratings” may cause permanent damage to the
device. These are for stress ratings. Functional operation of the device at these or any other
conditions beyond those indicated in the operational sections of the specifications is not implied.
Exposure to absolute maximum rating conditions for extended periods may remain possibility to
affect device reliability.
Note 2. Devices are ESD sensitive. Handling precaution recommended.
Note 3. θJA is measured in the natural convection at TA=25°C on a high effective thermal conductivity
test board (4 Layers, 2S2P) of JEDEC 51-7 thermal measurement standard.
Note 4. The device is not guaranteed to function outside its operating conditions.
Note 5. Recommend the Pulse time<100ns when VIN over than 30V.
Note 6. Guaranteed by design.
Note 7. Recommend total power less than 30W.
Note 8. If V(BOOT)-V(PHASE)<4V, a diode is recommended.
Typical Characteristics
On-time vs. Input Voltage Frequency vs. Input Voltage
(RTON=300K,ILOAD=10A,VOUT=1.04V) (RTON=300K,ILOAD=15A,VOUT=1.04V)
(RTON=300K,VIN=8V,VOUT=1.04V) (RTON=300K,VIN=8V,VOUT=1.04V)
Power on from EN (CCM Mode, No Load) Power on from EN (DEM Mode, No Load)
CH1:VOUT CH2:PHASE CH3:EN CH4:PGOOD CH1:VOUT CH2:PHASE CH3:EN CH4:PGOOD
CH1:VOUT CH2:IOUT CH3:UGATE CH4:PGOOD CH1:VOUT CH2:IOUT CH3:UGATE CH4:PGOOD
OVP UVP
CH1:VOUT CH2:UGATE CH3:LGATE CH4:PGOO CH1:VOUT CH2:IOUT CH3:UGATE CH4:LGATE
Load Transient DEM Mode
CH1:VOUT CH2:IOUT CH3:UGATE CH4:LGATE
Application Information
The GS9215 is small size chip with a relative High Side Switch On-Time Count
constant on-time synchronous buck Converter The on-time is decided by the external setting resistor,
suitable for applications in notebook computers battery input voltage and output voltage. Looking at the
and other battery operated portable devices. TON pin, the battery input voltage is converted to
Features include very wide input voltage range, current which is inversely proportional to itself by
high efficiency and a fast dynamic response with dividing the external setting resistor. Simultaneously,
internal fast response scheme. the sample and hold module inside the chip samples
System Clock Generator and PWM Control the output voltage at each switching cycle. The input
The on-time of GS9215 can be set by an external voltage-proportional current is used to charge an
setting resistor from external Battery input voltage to internal capacitor from zero volts. When the voltage
TON pin and a sampled output voltage. The between two terminals of the capacitor reaches to the
controller maintains the duty-circle as loop feedback sampled output voltage, on-time one-shot pulse is
path exists between the GS9215 controller, the generated, and then upper power MOSFET is turned off
integrated power MOSFET, low pass filter and and lower power MOSFET is turned on.
voltage divider. For a given VIN to given VOUT buck We can count the on-time and switching frequency
application, the feedback maintains the constant according to the equations below:
duty-cycle. Due to the constant resistor, battery TON=8.22p×RTON×VOUT/ (VIN-0.8)
voltage and relative constant sampled output voltage, Here, the VOUT is the sampled output voltage of VOUT
the GS9215 based buck converter has the relative PIN.For output voltalge VOUT<2.5V, the VOUT Voltage
constant frequency. Moreover, the GS9215 can connects to VOUT PIN directly(refers to Figure 1a), the
increase the duty-cycle automatically as battery VOUT = VOUT(0.7~2.5). For output voltalge VOUT >2.5V,
voltage falls down. Because of the constant on-time the VOUT Voltage connects to VOUT PIN through the
in each switching period, the controller maintains the dividing resistors RVO1 and RVO2(refers to Figure 1b),
relative frequency when the battery input voltage the typical VOUT is set to 2.5V, choose the RVO1 and
changes. RVO2 as follows: VOUT=Vout*RVO2/(RVO1+RVO2).
At the beginning of each switching cycle, upper Then, the switching frequency is:
passes. The same events repeat the following several nF-order ceramic capacitor for reliable system
switching cycles. To avoid the surge inductor current operation.
during large load transient, a minimum Off-time is EN/DEM, DEM Mode and Shutdown
added. Typical minimum off-time is around 420ns. Soft-Discharge
The EN/DEM pin enables the power supply. When
Rev.:0P12 (Preliminary Specification) 13 Aug-12
GStek series
NIKO-SEM High Performance Single Synchronous GS9215
GStek series Buck Converter
node voltage is equal to the PGND node voltage, the voltage across the RCS resistor and the output voltage
controller will enter the DEM Mode and turn off the falls to preset value. The current sensing circuit actually
low side power MOSFET. As the load current is regulates the inductor valley current. This means that if
further decreased, it takes longer time to discharge the magnitude of the current-sense signal at CS pin is
the output capacitor to the level than required the above the current-limit threshold, the PWM is not
next switching cycle. The on-time is kept the same as allowed to initiate a new switching cycle. The equation
that in the heavy-load condition. for the current limit threshold is as follows:
If the EN/DEM pin is pulled low, the GS9215 internal IL_LIMIT=20uA×RCS/RDS_ON_L
logic will shutdown the switching clock and stop the Where RCS is R3 and RDS_ON_L is the resistance of low
buck controller, the related output will be discharged side power MOSFET ML. Ensure that noise and DC
using a built-in switch resistor with a nominal errors do not corrupt the current-sense signal seen by
resistance of 12ohms. This will ensure that the output CS and PGND. Mount the IC close t the low side power
is in a defined state next time when it is enabled. MOSFET and sense resistor with short, direct traces,
Since this is a soft discharge, that there are no making a Kelvin sense connection to the sense resistor.
R7 and R8 of Figure 2 or Figure 3 above. The also held low during soft-start .It will be pulled high
internal reference is 0.7V, so the voltage at the immediately when soft-start is over and the output
feedback pin is also 0.7V. Therefore the output can reaches 93% of its preset value. The Power Good
be set by the equation below: indicator is open-drain architecture and requires an
VOUT= (1+R6/R5) ×0.7V external pull-up resistor connected to PGOOD pin for
Rev.:0P12 (Preliminary Specification) 14 Aug-12
GStek series
NIKO-SEM High Performance Single Synchronous GS9215
GStek series Buck Converter
system applications. used as high side and low side. External Boost diode
Output Over Voltage Protection and capacitor are need to power the internal floating
When the output voltage rises up to 125% of the drive module, A dead-time circuit is added to monitor
preset voltage, the internal fault-logic module delays the UGATE output and to prevent the high-side
about 20us and turns on the low side Power MOSFET from turning on until LGATE is fully off. The
MOSFET. It stays latched on and the GS9215 is internal pull-down transistor that drives LGATE low is
latched off until Power Reset or EN Reset. robust with a 0.5ohm typical on-resistance. The
Output Under Voltage Protection instantaneous drive current is supplied by the flying
When the output voltage falls down to 70% of the capacitor between VDDP and PGND. The dead-time
preset voltage, the internal fault-logic module counts circuit also monitors the LGATE output and prevents
256-CLKS and turns off both the high side and low the low-side MOSFET from turning on until UGATE is
side Power MOSFETs. Both switches stay latched off fully off. The typical dead time from UGATE-falling to
and the GS9215 is latched off until Power Reset or LGATE-rising is about 50ns.The typical dead time from
EN Reset. During soft-start, the UVP will be blanked LGATE-falling to UGATE-rising is about 40ns.
around 512CLKS. But if the output voltage rises up External Devices Selection
above the UVP threshold tolerance during the For loop stability, the 0 dB frequency (f0), defined in the
counter period, the UVP counter is released follow equation:
immediately. 1 f
f0 SW
UVLO and Soft-Start 2 RESR COUT 4
An internal under voltage lockout (UVLO) module is The loop stability is determined by the output capacitor.
used to sense the VDD power supply. The PWM Specialty polymer capacitors have COUT in the order of
controller is forbidden by the under voltage lockout several 100uF and RESR in range of 10mohm is
module when VDD rises above 4.3V, the GS9215 will recommended. However, ceramic capacitors have f0 at
initial the control logic circuitries and soft-start more than 700 KHz, which is not recommended.
ramping generator, and then allows switching to In order for the right regulate manner, the ripple voltage
occur if both the device and VIN power Supply is at the feedback pin (FB), should be approximately
enabled. When VDD falls down to 3.9V, the PWM 15mV. This generates Vripple= (VOUT/0.7) ×15mV at
controller is forbidden again. At this time, both sides the output node. The output capacitor RESR should
drive signal UGATE and LGATE are low. meet this equation.
After soft-start module starting, the GS9215 The external device selection is list below:
controller will limit the output current by 3-step Choose Feedback Voltage Divider Resistor
current limiting logic cycle by cycle over a Set R5=1K~10K ohm
predetermined time period of 512CLKS. After UV (VOUT 0.7 )
R6 R5
blanking time (512CLKS), the output under voltage 0 .7
protection and power good indicator is enabled. For output voltage Vout > 2.5V, Set VOUT PIN’s
Power MOSFET Gate Drivers voltage VOUT=2.5V.
The GS9215 has UGATE and LGATE drivers built-in, Choose RVO2=1K~10K ohm
which can drive two large external N-type MOSFET
Rev.:0P12 (Preliminary Specification) 15 Aug-12
GStek series
NIKO-SEM High Performance Single Synchronous GS9215
GStek series Buck Converter
(VOUT 2.5 )
RVO1 RVO 2
2 .5
Choose RTON
1 VOUT
TON ( Max )
fSW VIN ( Min )
For applications that require fast transient response
with minimum VOUT overshoot, consider a smaller
inductance than above. The cost of a small
inductance value is higher steady state ripple, larger
line regulation, and higher switching loss.
The inductor also needs to have low DCR to achieve
good efficiency, as well as enough room above peak
inductor current before saturation. The peak inductor
current can be estimate as follows.
1 (VIN (max) VOUT ) VOUT VOC
LIND( peak )
Lf VIN (max) R DS ( on )
1 VOUT
RESR 0.015
I ripple 0 .7
3 VOUT
0.015
I OUT (max) 0 .7
VOUT
RESR 64 ( mohm )
I OUT (max)
Choose RCS
Use the same equation above at item "Current Limit”
section.
4.0 Dimensions in Millimeters
Symbol
30 21
Min. Max.
A 0.70 0.80
0.2
31 20
A1 0.00 0.05
3.9 A2 0.21 REF.
b 0.15 0.25
0.25
1.7
1.9
D 4.90 5.10
D2 3.70 4.00
1.77 D3 1.45 1.93
0.2
0.3
D4 1.67 1.88
0.3
1.83
4.0
E2 1.60 1.80
1.7
E3 1.80 2.00
40
E4 1.55 1.80
11
E5 1.80 2.00
0.45
e 0.40 REF.
1 10
L 0.30 0.40
0.3
Unit: mm
Note
DISCLAIMERS
Please read the notice stated in this preamble carefully before Admission e accessing any contents of the
document attached. Admission of NIKO-SEM’s statement therein is presumed once the document is
released to the receiver.
Notice:
Firstly, NIKO SEMICONDUCTOR CO., LTD. (NIKO‐SEM) reserves the right to make corrections, modifications, enhancements,
improvements, and other changes to its information herein without notice.. And the aforesaid information does not form any part or
parts of any quotation or contract between NIKO‐SEM and the information receiver.
Further, no responsibility is assumed for the usage of the aforesaid information. NIKO‐SEM makes no representation that the
interconnect of its circuits as described herein will not infringe on exiting or future patent rights and other intellectual property rights, nor
do the descriptions contained herein express or imply that any licenses under any NIKO‐SEM patent right, copyright, mask work right, or
other NIKO‐SEM intellectual property right relating to any combination, machine, or process in which NIKO‐SEM products or services are
used.
Besides, the product in this document is not designed for use in life support appliances, devices, or systems where malfunction of this
product can reasonably be expected to result in personal injury. NIKO‐SEM customers’ using or selling this product for use in such
applications shall do so at their own risk and agree to fully indemnify NIKO‐SEM for any damage resulting from such improper use or sale.
At last, the information furnished in this document is the property of NIKO‐SEM and shall be treated as highly confidentiality; any kind
of distribution, disclosure, copying, transformation or use of whole or parts of this document without duly authorization from NIKO‐SEM by
prior written consent is strictly prohibited. The receiver shall fully compensate NIKO‐SEM without any reservation for any losses thereof
due to its violation of NIKO‐SEM’s confidential request. The receiver is deemed to agree on NIKO‐SEM’s confidential request therein
suppose that said receiver receives this document without making any expressly opposition. In the condition that aforesaid opposition is
made, the receiver shall return this document to NIKO‐SEM immediately without any delay.