0% found this document useful (0 votes)
140 views3 pages

Dcit 203 21

This document contains a past exam for a Digital and Logic Systems Design course. It consists of 6 questions testing students' knowledge of logic gates, Boolean algebra, logic circuits, binary and hexadecimal conversions, and arithmetic logic unit operations. Students are asked to draw truth tables, prove identities, simplify logic expressions, convert between number systems, and design basic logic circuits including one to compare two 4-bit binary numbers. The exam tests a range of fundamental digital logic and design concepts.

Uploaded by

Bright
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
140 views3 pages

Dcit 203 21

This document contains a past exam for a Digital and Logic Systems Design course. It consists of 6 questions testing students' knowledge of logic gates, Boolean algebra, logic circuits, binary and hexadecimal conversions, and arithmetic logic unit operations. Students are asked to draw truth tables, prove identities, simplify logic expressions, convert between number systems, and design basic logic circuits including one to compare two 4-bit binary numbers. The exam tests a range of fundamental digital logic and design concepts.

Uploaded by

Bright
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

1

UNIVERSITY OF GHANA
(All rights reserved)

B.SC INFORIVIATION TECHNOLOGY, FIRST SEMESTER EXAMTNATION

2020/2021

DEPARTMENT OF COMPUTER SCIENCE

DCIT 203: DIGITAL AND LOGIC SYSTEMS DESIGN

l
(3 CREDITS)

INSTRUCTION:

Answer ßzur (4) questions only

TIME ALLOWED:

TWO (2) HOURS

Q1 (a) Draw a truth table for 4-input AND, OR, NOR, and NAD gates. [8 marks]

b) Draw the truth table for the expression F(X, Y, Z) = (X + Y')(Y + Z)(X' + Z')

[6 marks]
c) Show the output ofthe following logic circuits:

(Ü (ii)
i

3(iii)

ä @*1
Ä}
¤ Ü,... [6 marks]

Q2 (a) Why are the NAND and NOR gates considered to be Universal gates? Explain with

examples. [8 marks]

Examiner: Dr Isaac Wiaje & Dr. Solomon Mensah Page l of 3


4

(b) Prove the following identies:


(i) AB + A (B + C) +B (B + C) = B +AC [4 marks]
A’B A’
(ii) AB + +A’B’ = +B [4 marks]

(iii) AB’C + A’BC + ABC = AC +BC [4 marks]

Q3 (a) State and prove De-Morgan’s theorem [15 marks]

(b) Explain the duality principal [5 marks]

Q4 (a) Write the standard form ofthe following SOP and POS expressions
(1) AB + AÜ + ÄEC+ ÄBCÜ [2 marks]

(ii) (Ä + B)(Ö + D)(Ä + E) [2 marks]

(b) Use the Quine-McCluskey tabular method to simplify the expression [7 marks]

Äßc + AED + AÖD + BCE + ÄBÖD

(c) Consider the logic function described by the following truth table:
_ A B C D | Y
0 0 0 O 0
0 0 0 1 1
O O 1 O O

0 0 1 1 1

0 1 0 0 1
0 1 0 1 0
0 1 1 0 1
0 1 1 1 1
1 0 0 0 0
1 0 0 1 1
1 0 1 0 1
1 0 1 1 1
1 1 0 0 1

1 1 0 1 1
1 1 1 0 0
1 1 1 1 0

(i) Write this function in disjunctive normal form [3 marks]

(ii) Simplify this expression using a K-map [6 marks]

Q5 (a) Determine the binary equivalent of 17E.F6ksx [2 marks]

l
(b)Compute the hexadecimal equivaIentof101 100} } 10.01 1011101iwa [2 marks]

(c) Assume an arbitrary number system has 0, 1, 2, 4, L and M as its independent digits. What
is the radix ofthe number system and determine the decimal equivalent of 12LM.L1? ‘
[6 marks] 1

Examiner: Dr Isaac Wiaß & Dr. Solomon Mensah Page 2 of 3


l
~.

(d) Assume an ALU is expected to perform the following division and multiplication, evaluate
how the operations will be carried out within the ALU and the output displayed for a user on a
monitor.
(i) 28.75 divided by 14,375 [5 marks]

(ii) -13.625 multiplied by 2 [5 marks]

Q6 (a) Construct a truth table and a logic circuit that emits the following repeating 2-bit

sequence: 00, O1, 00, 10, 00, 11

Your circuit should have 2 bits of output, as well as incoming clock and clear inputs.

Every 6 cycles of the clock should progress through this sequence, which should "wrap

around" and repeat with the next 6 clock cycles. You may use basic memory devices such as

flipjlops (which may be aggregated into registers). [10 marks]

(b) Create a circuit that calculates a < b, where a and b are 4—bit, two’s—complement values.

This circuit should have a 1-bit output that is 1 when a < b, and 0 otherwise.

[Hint: Note that a < 0, a b < 0, implying that subtraction is likely a useßxl operation here]
[10 marks]

Examiner: Dr Isaac Wiaß & Dr. Solomon Mensah Page 3 of 3

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy