0% found this document useful (0 votes)
196 views2 pages

Ec 53

This document outlines the objectives and units of a course on computer architecture and organization. The course aims to discuss the basic structure of digital computers and study the organization of the control unit, arithmetic logic unit, memory unit, and input/output unit. The objectives are to understand the basic structure and operation of computers and study the details of arithmetic, control systems, memory hierarchy including caches and virtual memory, and input/output communication. The course is divided into 5 units covering topics like data representation, arithmetic, control design, memory organization, and system organization.

Uploaded by

Prince Devaraj
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
196 views2 pages

Ec 53

This document outlines the objectives and units of a course on computer architecture and organization. The course aims to discuss the basic structure of digital computers and study the organization of the control unit, arithmetic logic unit, memory unit, and input/output unit. The objectives are to understand the basic structure and operation of computers and study the details of arithmetic, control systems, memory hierarchy including caches and virtual memory, and input/output communication. The course is divided into 5 units covering topics like data representation, arithmetic, control design, memory organization, and system organization.

Uploaded by

Prince Devaraj
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
You are on page 1/ 2

EC53 - COMPUTER ARCHITECTURE AND ORGANIZATION AIM To discuss the basic structure of a digital computer and to study in detail

the organization of the Control unit, the Arithmetic and Logical unit, the Memory unit and the I/O unit. OBJECTIVES

To have a thorough understanding of the basic structure and operation of a digital computer. To discuss in detail the operation of the arithmetic unit including the algorithms & implementation of
fixed-point and floating-point addition, subtraction, multiplication & division. To study in detail the different types of control and the concept of pipelining.

To study the hierarchical memory system including cache memories and virtual memory. To study the different ways of communicating with I/O devices and standard I/O interfaces.
UNIT I INTRODUCTION 9

Computing and Computers, Evolution of Computers, VLSI Era, System Design- Register Level, Processor Level, CPU Organization and Data Representation, Fixed Point Numbers, Floating Point Numbers, Instruction Formats, Instruction Types. Addressing modes. UNIT II DATA PATH DESIGN 9

Fixed Point Arithmetic, Addition, Subtraction, Multiplication and Division, Combinational and Sequential ALUs, Carry look ahead adder, Robertson algorithm, booths algorithm, non-restoring division algorithm, Floating Point Arithmetic, Coprocessor, Pipeline Processing, Pipeline Design, Modified booths Algorithm UNIT III CONTROL DESIGN 9

Hardwired Control, Micro programmed Control, Multiplier Control Unit, CPU Control Unit, Pipeline Control, Instruction Pipelines, Pipeline Performance, Superscalar Processing, Nano Programming. UNIT IV MEMORY ORGANIZATION 9

Random Access Memories, Serial - Access Memories, RAM Interfaces, Magnetic Surface Recording, Optical Memories, multilevel memories, Cache & Virtual Memory, Memory Allocation, Associative Memory. UNIT V SYSTEM ORGANIZATION 9

Communication methods, Buses, Bus Control, Bus Interfacing, Bus arbitration, IO and system control, IO interface circuits, Handshaking, DMA and interrupts, vectored interrupts, PCI interrupts, pipeline interrupts, IOP organization, operation systems, multiprocessors, fault tolerance, RISC and CISC processors, Superscalar and vector processor. Total= 45 Periods

TEXTBOOKS: 1. John P.Hayes, Computer architecture and Organisation, Tata McGraw-Hill, Third edition, 1998. 2. V.Carl Hamacher, Zvonko G. Varanesic and Safat G. Zaky, Computer Organisation, V edition, McGraw-Hill Inc, 1996. REFERENCES: 1. Morris Mano, Computer System Architecture, Prentice-Hall of India, 2000. 2. Paraami, Computer Architecture, BEH R002, Oxford Press. 3. P.Pal Chaudhuri, , Computer organization and design, 2nd Ed., Prentice Hall of India, 2007. 4. G.Kane & J.Heinrich, MIPS RISC Architecture , Englewood cliffs, New Jersey, Prentice Hall, 1992.

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy