Scribd
Upload
10 views3 pages

Assignment No. 2

The document describes the Simple As Possible (SAP)-1 computer, which was designed to illustrate fundamental computer architecture concepts. It details the main components of the SAP-1's simple architecture, including the accumulator, instruction register, memory address register, memory buffer register, instruction decoder, arithmetic logic unit, output register, and input registers. It also provides a block diagram of the SAP-1 computer and discusses the functions of its input unit, memory, arithmetic logic unit, accumulator, and output unit.

Uploaded by

jcdnicolas12
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
10 views3 pages

Assignment No. 2

The document describes the Simple As Possible (SAP)-1 computer, which was designed to illustrate fundamental computer architecture concepts. It details the main components of the SAP-1's simple architecture, including the accumulator, instruction register, memory address register, memory buffer register, instruction decoder, arithmetic logic unit, output register, and input registers. It also provides a block diagram of the SAP-1 computer and discusses the functions of its input unit, memory, arithmetic logic unit, accumulator, and output unit.

Uploaded by

jcdnicolas12
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

The Simple As Possible (SAP) - 1 computer is a basic educational computer designed to illustrate the

fundamental concepts of computer architecture. It was introduced by Albert Paul Malvino in his book
"Digital Computer Electronics." The SAP-1 computer has a simple architecture with basic components.
Here's a brief overview of its main components:

1. Accumulator (AC):

Function: The accumulator is the primary register for performing arithmetic and logic operations. It
temporarily holds data during processing.

2. Instruction Register (IR):

Function: The instruction register holds the current instruction being executed. It decodes the instruction
to determine the operation to be performed.

3. Memory Address Register (MAR):

Function: The memory address register holds the address of the memory location from which data is to
be read or to which data is to be written.

4. Memory Buffer Register (MBR):

Function: The memory buffer register holds data either read from or written to the memory. It serves as
a temporary storage for data in transit between the memory and other components.

5. Instruction Decoder:

Function: The instruction decoder interprets the opcode (operation code) of the instruction stored in the
instruction register, determining the specific operation to be performed.

6. Arithmetic and Logic Unit (ALU):

Function: The ALU is responsible for performing arithmetic and logic operations, such as addition,
subtraction, AND, OR, etc., on data stored in the accumulator and other registers.

7. Output Register (OR):

Function: The output register holds the result of an operation or data to be output. It is used to
temporarily store the data before it is sent to an output device.

8. Input Register (IR1 and IR2):

Function: The input registers store data from input devices before it is processed by the computer. In the
SAP-1 architecture, there are two input registers (IR1 and IR2) to handle two inputs simultaneously.

Block Diagram of SAP-1 Computer:


SAP-1 Block Diagram

Discussion:

Input Unit: Data is entered into the system through input devices and is temporarily stored in the input
registers (IR1 and IR2).

Memory: The memory unit stores both data and instructions. The Memory Address Register (MAR) holds
the address of the memory location, and the Memory Buffer Register (MBR) holds the data being read
from or written to memory.

Arithmetic and Logic Unit (ALU): Performs arithmetic and logic operations based on the instructions. It
takes input from the accumulator and the input registers.
Accumulator (AC): Temporarily stores data during processing. The result of arithmetic and logic
operations is usually stored here.

Output Unit: The output register (OR) holds the data to be output, and the result is sent to output
devices.

Control Unit: Controls the flow of data between different registers and components. The Instruction
Register (IR) and the Instruction Decoder play a crucial role in executing instructions.

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy