Scribd
Upload
12 views3 pages

IO Interfacing

Uploaded by

Smit Anjana
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
12 views3 pages

IO Interfacing

Uploaded by

Smit Anjana
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

I/O Interfacing

Features Memory Mapped IO IO Mapped IO

IO devices are accessed like any other memory They cannot be accessed like any other memory
Addressing
location. location.

Address Size They are assigned with 16-bit address values. They are assigned with 8-bit address values.

Instructions
The instruction used are LDA and STA, etc. The instruction used are IN and OUT.
Used

Cycles involved during operation are Memory Cycles involved during operation are IO read and
Cycles
Read, Memory Write. IO writes in the case of IO Mapped IO.

Registers
Any register can communicate with the IO device in Only Accumulator can communicate with IO
Communicat
case of Memory Mapped IO. devices in case of IO Mapped IO.
ing

Space 216 IO ports are possible to be used for interfacing in Only 256 I/O ports are available for interfacing in
Involved case of Memory Mapped IO. case of IO Mapped IO.

During writing or read cycles (IO/M` = 0 ) in case of During writing or read cycles (IO/M` = 1) in case of
IO/M` signal
Memory Mapped IO. IO Mapped IO.
No separate control signal required since we have
Control Special control signals are used in the case of IO
unified memory space in the case of Memory
Signal Mapped IO.
Mapped IO.

Arithmetic Arithmetic and logical operations are performed Arithmetic and logical operations cannot be
and Logical directly on the data in the case of Memory Mapped performed directly on the data in the case of IO
operations IO. Mapped IO.

Hardware Separate address and data buses are required for


Only one set of address and data buses are required
requirements memory and I/O devices
for memory and I/O devices

Special instructions are used for accessing I/O


Instruction Uses the same instructions for accessing both
devices
set memory and I/O devices

Address Limited number of memory locations available for Dedicated address space available for I/O devices
range use by the microprocessor

Design More complex to implement and design


Simple to implement and design
complexity

Examples of
Intel 8085, Motorola 6800 Intel 8255, Zilog Z80
processors

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy