偉詮電子股份有限公司

Weltrend Semiconductor, Inc.

WT7522

POWER SUPPLY PWM SUPERVISOR

Data Sheet

Version 1.10

April 29, 2009

The information in this document is subject to change without notice.

Weltrend Semiconductor, Inc. All Rights Reserved.

新竹市科學工業園區工業東九路 24 號 2 樓
2F, No. 24, Industry E. 9th RD., Science-Based Industrial Park, Hsin-Chu, Taiwan
TEL:886-3-5780241 FAX:886-3-5794278.
 WT7522
Data Sheet Rev. 1.10

GENERAL DESCRIPTION
The WT7522 is a pulse–width modulation (PWM) control circuit with complete protection circuits for used in the
SMPS (Switched Mode Power Supply). It contains various functions, which are Over Voltage Protection, Under
Voltage Protection, Power Good Output (PG), Remote On/Off control, Opamp and etc. It can minimize external
components of switching power supply systems in personal computer.

Over Voltage Protection (OVP) monitors 3.3V, 5V, 12V and PT input voltage level. Under Voltage Protection
(UVP) monitors 3.3V, 5V, 12V and one negative voltage input voltage level. Power Good Output monitors the
voltage level of power supply.

FEATURES
• Complete PWM Control and Protection Circuitry
• Over Voltage Protection for 3.3V / 5V / V12 / PT
• 3.3V / 5V / 12V Under Voltage Warning for PG Low
• Under Voltage Protection for 3.3V / 5V / V12
• Two Opamp loop function
• 300ms PG Time Delay
• Power Good Output is Open Drain Output
• Push-pull PWM Output
• Remote ON/OFF function De–bounce Time
• Soft-Start function built-in
• 20–Pin Dual In–line Package

PIN CONFIGURATION
WT7522

PSON 1 20 VCC

V33 2 19 RT

V5 3 18 SS
PT 4 17 VADJ
DET 5 16 COMP
NVP 6 15 GND
V12 7 14 OP1
C2 8 13 IN1
C1 9 12 IN2
PG 10 11 OP2

Ordering Number Package Type

WT7522-NG200WT Green DIP 20
WT7522-NN200WT Pb free DIP 20

Weltrend Semiconductor, Inc.

Page 2
 WT7522
Data Sheet Rev. 1.10

PIN DESCRIPTION

Pin No. Pin Name TYPE FUNCTION

1 PSON I Remote on/off input.
PSON=”low” that means the main SMPS is turned-on.
PSON=”high”, the main SMPS is turned-off.
2 V33 I OVP/UVP sense input FOR 3.3V.
3 V5 I OVP/UVP sense input for 5V.
4 PT I Over-power sense input.
5 DET I Power good detection input.
6 NVP I UVP sense input for negative voltage.
7 V12 I OVP/UVP sense input for 12V.
8 C2 O PWM totem-pole output.
9 C1 O PWM totem-pole output.
10 PG O Power good signal.
PG= ”high” means “power good”.
11 OP2 O Output for second Opamp loop.
12 IN2 I Input for second Opamp loop.
13 IN1 I Input for first Opamp loop.
14 OP1 O Output for first Opamp loop.
15 GND P Ground
16 COMP O Error amplifier output.
17 VADJ I Input of error amplifier.
18 SS I The soft-start function set through an external capacitor.
19 RT I Reference setting by an external resistor.
20 VCC P Supply voltage.

Weltrend Semiconductor, Inc.

Page 3
 WT7522
Data Sheet Rev. 1.10

BLOCK DIAGRAM

VCC PG

DET VCC
DET
R

Delay Delay
75/300ms 300ms
R
R
V12
V5
V33 IN1
VCC

NVP

UVP VREF VREF OP1

R IN2

rs
OVP

VREF
S Q
OP2
R
R
PT I2
OPP
R C1
PWM
Control
VCC R
C2
VCC
res_p1
50K VCC
PSON I1 Delay
ON/OFF Delay R
R IREF

POR POR

GND SS VADJ COMP RT

ABSOLUTE MAXIMUM RATINGS, VCC=5.5V

CHARACTERISTICS SYMBOL VALUE Unit

Supply voltage VCC 5.5 V
Power dissipation Pd 200 mW
Operating temperature Topr -25 ~ +85 ℃
Storage temperature Tstg -55 ~ +150 ℃
V33,V5 -0.3 ~ (VCC+0.3) V
PIN Voltage PSON,IN1,IN2,PT,DET, -0.3 ~ (VCC+0.3) V
RT,NVP,VADJ,COMP,PG,SS
V12,C1,C2,OP1,OP2 -0.3 ~ 16 V
ISINK Sink current at OP1,OP2,PG pin 30 mA

Weltrend Semiconductor, Inc.

Page 4
 WT7522
Data Sheet Rev. 1.10

ELECTRICALCHARACTERISTICS,TA=25℃, VCC=5V,
CHARACTERISTICS SYMBOL TEST CONDITION Min. Typ. Max. Unit

TOTAL DEVICE
STANDBY SUPPLY CURRENT IVCC PG=High 5 10 mA

ERROR AMP SECTION

OPEN LOOP VOLTAGE GAIN 90 dB
UNIT GAIN BANDWIDTH 1 MHz
REFERENCE VOLTAGE 2.46 2.5 2.54 V

PROTECTION SECTION
OVER VOLTAGE PROTECTION V33 3.9 4.1 4.3 V
（OVP） V5 5.8 6.1 6.5 V
V12 13.9 14.5 14.9 V
UNDER VOLTAGE SENSE for PG V33 2.5 2.8 3.0 V
Low (UVS) V5 4.0 4.3 4.5 V
V12 9.4 10.1 10.4 V
UNDER VOLTAGE PROTECTION V33 2.0 2.6 2.8 V
（UVP） V5 3.0 3.6 3.9 V
V12 6.0 7.2 8.0 V
PT Protection with Delay Time VPT 2.02 2.4 2.66 V
Negative Voltage Protection (NVP) VNVP Note 1 2.0 2.1 2.2 V
NVP Source current INVP RT=75KΩ 63 67 71 µA
OVP Debounce Time TOVP RT =75KΩ 0.37 0.7 1.35 ms
UVP Debounce Time TUVP RT =75KΩ 0.8 2.4 3.75 ms
UVS Debounce Time TUVS RT =75KΩ 0.37 1.2 1.88 ms
Debounce Timing of NVP TNVP RT =75KΩ 1.65 3.5 5.1 ms
PT Debounce Time TPT RT =75KΩ 1.65 3.5 5.1 ms
Note 1 : VNVP > 2.1 (TYP) => Protection

REMOTE ON/OFF SECTION

PSON HIGH INPUT VOLTAGE VPSONH 2.0 V
PSON LOW INPUT VOLTAGE VPSONL 0.8 V
PSON to ON Debounce TIME TPSON_ON RT =75KΩ 30 40 50 ms
PSON to OFF Debounce TIME TPSON_OFF RT =75KΩ 7 14 21 ms
PSON to OFF DELAY TIME TOFF RT =75KΩ 1.5 2 6.3 ms

POWER GOOD SECTION

DET SENSE VOLTAGE VDET 0.68 0.7 0.72 V
PG DELAY TIME TPG RT =75 KΩ 200 300 400 ms
OUTPUT LOW VOLTAGE VPGL IPG=5mA 0.5 V
SINK CURRENT OF PG IPG 30 mA
Internal UVP Delay Time (RT=75KΩ) VDET > 0.7V 50 75 100 ms
(Power On Mode) (Note 3) VDET < 0.7V 200 300 400 ms
UVP disable Voltage (Normal Mode) VDET VDET < 0.7V 0.68 0.7 0.72 V
Note 3 : When SS go High will enter Power On Mode at first and then jump to Normal Mode when PG are right

Weltrend Semiconductor, Inc.

Page 5
 WT7522
Data Sheet Rev. 1.10

CHARACTERISTICS SYMBOL TEST CONDITION Min. Typ. Max. Unit

SOFT START SECTION

CHARGE CURRENT OF SS ISS RT =75 KΩ 7 8 9 µA

OSCILLATION SECTION
OSCILLATION FREQUENCY FOSC RT =75KΩ 65 KHZ

OPAMP SECTION
Reference Voltage VREF 2.475 2.5 2.525 V
SINK CURRENT OF OP IOP 30 mA

PWM OUTPUT SECTION

SINK CURRENT OF C1, C2 IC1, IC2 20 mA
Output Voltage Low VOL IO=20mA 0.8 V
Output Voltage High VOH V12=12V 4 V

Weltrend Semiconductor, Inc.

Page 6
 WT7522
Data Sheet Rev. 1.10

TIMING DIAGRAM

1. PSON ON/OFF：

VCC

PSON

3.3V/5V/12V
TOVP
TUVP
NVP
TOFF TNVP
SS TPSON_ON
TPSON_OFF

PG
TPG

VCC

PSON

Voltage < VDET

DET

PT
TPT
SS

PG

Weltrend Semiconductor, Inc.

Page 7
 WT7522
Data Sheet Rev. 1.10

APPLICATION :

Weltrend Semiconductor, Inc.

Page 8
 WT7522
Data Sheet Rev. 1.10

MECHANICAL INFORMATION
PLASTIC DUAL–IN–LINE PACKAGE

NOTE 1：All linear dimensions are in inches（millimeters）.

NOTE 2：This drawing is subject to change without notice.
NOTE 3：Falls within JEDEC MS–001

Weltrend Semiconductor, Inc.

Page 9