Scribd
Upload
84 views1 page

ECE419

Uploaded by

Home Tv
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
84 views1 page

ECE419

Uploaded by

Home Tv
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

ECE419:DIGITAL VLSI DESIGN

L:3 T:0 P:0 Credits:3

Course Outcomes: Through this course students should be able to

CO1 :: Recall the syntax and semantics of Verilog for digital circuit modeling

CO2 :: Explain the fundamental principles of digital VLSI design using Verilog

CO3 :: Apply verilog programming techniques to design and simulate digital circuits.

CO4 :: Analyze the results of static timing analysis to ensure timing closure in VLSI design

CO5 :: Assess the effectiveness of Verilog in modeling complex digital systems.

CO6 :: Create robust system verilog test environments to verify complex digital VLSI designs

Unit I
Digital design with verilog HDL : Introduction to verilog HDL, Digital VLSI design flow, Design
methodology, Module, Port, Simulation, Lexical conventions, Data types, System task
Unit II
Programming techniques in Verilog I : Dataflow Modelling, Gate Level Modelling, Verilog gate
primitive, Continuous assignment, Delay specification, Expression, Operator type, Port connecting
rule, Module instantiation
Unit III
Programming techniques in Verilog II : Behavioral modelling Branching statement, Multiway
Branching, Behavioral modelling, Structured procedures, Conditional statement
Unit IV
Programming techniques in verilog-III : Loop statement, Procedure assignment, Sequential and
parallel block, Timing control, Task and function
Unit V
Programming techniques in verilog-IV : Finite state machine, Switch level modelling, Switch level
modelling element, Timing check, Critical path in digital circuit
Unit VI
Timing analysis and verification methodology : Overview of timing analysis, Setup-hold time
calculation, Setup time violation, Hold time violation, Introduction to verification and system verilog,
Verification guideline, Object oriented programming concepts in system verilog, Assertions in system
verilog, Randomization in system verilog, Functional coverage

Text Books:
1. VERILOG HDL by SAMIR PALNITKAR, PEARSON

References:
1. VERILOG DIGITAL SYSTEM DESIGN by ZAINALABEDIN NAWABI, MCGRAW HILL
EDUCATION

Session 2024-25 Page:1/1

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy