Innovative Examination Report

on

Designing Digital Clock Using Counters and

Flip Flops

for

Subject: Basic Electronics and Digital

Circuits
Sem: III

Prepared By,
Name of Student Roll No
Aditya Ajitkumar Singh 1
Shubham Navendu Chamedia 2
Chauhan Aditya Ramavtar 3
Chavan Janhavi Ravindra 4
Dcosta Eugene Joseph 6
Dhore Jayesh Gajanan 7
Dhruv Ajay Sood 8
Dholekar Dhruv Amol 9
Dubey Aditya Dhananjay 10
Gupta Mihir Manoj 11
Gupta Shivam Ashok 12

Academic Year 2024-25 (Odd)

 INDEX

Topic No Content Page No

1 Introduction 3
2 Literature Survey 4
3 Problems/Challenges 5
4 Methodology 11
5 Future Scope 13
6 Conclusion 14
7 Reference 15
 ● INTRODUCTION

Designing a digital clock using counters and flip-flops involves creating a system that counts time in a

precise and sequential manner. The core components of this design are flip-flops, which are used to store

binary data, and counters, which increment the stored data to keep track of time.

The process begins with generating a stable clock signal, often using a crystal oscillator, which provides

a consistent timing reference. This clock signal is then divided down to a 1 Hz signal using a series of

flip-flops. The 1 Hz signal is used to drive a series of counters that count seconds, minutes, and hours.

Each counter is designed to reset after reaching its maximum value (e.g., 59 seconds, 59 minutes, 23

hours) and increment the next higher counter.

By using flip-flops and counters in this manner, a digital clock can accurately display time in a format

such as HH:MM: SS. This design not only demonstrates the practical application of sequential logic but

also provides a foundational understanding of how digital systems operate.

1
 ● LITERATURE SURVEY

Here are the details regarding the various components assembled to make this digital clock:

555 Timer: One of the most common uses of the 555 timer is to provide clock pulses for other timer

circuits. It is possible to use them to generate both oscillating and digital outputs. There is a choice

between an astable output and a monostable, single-trigger output for the IC.

THE 74LS90 IC: Four master/slave flip-flops in the 74LS90 provide a divide-by-two and divide-by-

five portion, respectively, for the binary counter. The HIGH-to-LOW clock transition starts state

changes in the counter in each sector. It is possible to set the number of outputs to nine by using

the 74LS90's gated AND asynchronous Master Set (MS1•MS2).

The 74LS47 IC: BCD to 7-segment decoding/driver IC. As an input, it accepts a binary-coded decimal

and turns it into a pattern that drives a seven display to show zero through nine. Each digit of a

number is encoded in its own binary sequence in binary coded decimal (BCD) (usually of four

bits).

7 Segment Display: Each of the seven LEDs of the 7-segment display is referred to as a segment

because, when illuminated, each segment forms part of a numerical digit to be displayed, whether

decimal or hexadecimal. When two or more 7-segment displays are linked to display numerals

more than 10, an extra 8th LED is occasionally utilised within the same package, allowing the

indication of a decimal point.

Resistor: Resistors are electrical devices that reduce current flow while also lowering voltage levels

2
 in circuits. V=IR is the equation that describes the relationship between the voltage across a resistor

and the current flowing through it. Resistors can be used in a variety of ways. For example, resistors

can be used to control the operating current and signal level in a circuit, reduce the voltage applied to

the circuit, set the precise value of the gain in a precision circuit, shunt current and voltage metres,

dampen oscillator signals, and act as bus or line terminations in digital circuits. The resistance of

resistors can be fixed or variable, depending on whether they are dc-signed or not. They can have

variable resistance if they are dc-signed. It's possible that they've been exposed to heat or have had

resistance, charge, or both (e.g. photo resistors, thermistors).

Capacitors: Energy can be stored in this device's electric field. It is possible to have a fixed or variable

capacitance in a capacitor. Polarized and non-polarized capacitors are the only two types of

capacitors. Electrolytic and non-electrolytic capacitors, ceramic capacitors, and polyester

capacitors are among the many varieties that fall under these two broad categories. When using

non-polarized capacitors, the color-coding system is required. Coupling, decoupling and tuned

circuits can all profit from the usage of capacitor.

Project Background: Designing a digital clock using logic circuits is a complex task, especially compared

to basic circuitry learned in the first year of college.

Learning Resources: The internet and the EEEG 202 (digital logic) course have been crucial in

understanding counters, flip-flops, and other fundamental concepts.

Application: Digital circuits and sequential logic gates have wide applications in electronics and

computer science.

3
Project Goal: The main objective is to build the digital clock using knowledge of component behavior

and connections.

Microcontroller Use: While microcontrollers are commonly used to save time, the project focuses on

using ICs like IC 4026, IC 7490 (decade counter), and IC 7447 (decoder driver with seven-segment

displays).

Implementation Challenges: Soldering and implementing on PCBs and circuit boards require careful

attention due to the complexity of the final circuit.

Design: Following are the project's design specifications: 1. A 555 timer is required in any design. 2.

Allow for four-digit output. 3. Make the circuit count down the time and provide a reset. As shown in

"figure 1" below, the first stage in the design of any complex circuit is to determine the basic functions

that must be performed. In accordance with above design parameters, the following block diagram was

created.

4
Construction Process: It is possible to break this circuit down into a series of distinct, testable blocks, as

seen in the block diagram illustrated in Figure 1. Circuit blocks were developed and tested on a

breadboard before being integrated into the circuit to build up to the final 4-digit implementation. In this

order, the circuit was completed:

1. The 555 Timer.

2. 555 timer circuit testing.

3. The first set of 74LS90 and 74LS47 were built, and they were tested.

4. One 7-segment display output has been constructed.

5. The 555 timers, the first set of 74LS90 and 74LS47, and the first seven-segment output are all linked.

5
6. Visual testing of 555 timers, the first pair of 74LS90 and 74LS47, and 7-segment output counting from

digit.

7. 0 to 9.

8. Placing the remaining 7 segment display outputs into the circuit and conducting tests as per standard

procedure

9. (6).

10. The second set of 74LS90 and 74LS47 IC's were built.

11. From the first set of IC's and pins, the second set of 74LS90 and 74LS47 were supplied.

12. It was necessary to connect 9 and 8 to pins 2 and 3 in order to reset the counter to zero after a count

of 0 to 6.

13. The circuit's visual test has been implemented in (9).

14. The four 7-segment displays were organised in the same manner as the third and fourth sets of ICs.

15. Using a common anode, they were linked together.

16. Visual test of (11)

17. Reset switch added.

18. The final circuit was visually tested.

19. Figure 2 shows the circuit diagram used, which was created using a life wire simulation.

6
 ● CHALLENGES

Designing a digital clock using counters and flip-flops presents several challenges:

Propagation Delay: Each flip-flop introduces a delay, causing a ripple effect that can lead to

timing issues and inaccuracies in the clock signal.

Clock Skew and Jitter: Variations in the arrival time of the clock signal at different flip-flops can

cause synchronization problems, affecting the overall performance of the clock.

7
Power Consumption: The continuous operation of flip-flops and counters can lead to significant

power consumption, which is a critical factor in battery-operated devices.

Complexity in Design: As the number of counters and flip-flops increases, the design becomes

more complex, requiring careful planning and layout to ensure proper functionality.

Heat Dissipation: The operation of multiple flip-flops and counters generates heat, which needs

to be managed to prevent overheating and ensure the longevity of the components.

8
 ● METHODOLOGY USED

A systematic path was followed, integrating new blocks into the circuit once the regular operation of the

current components had been confirmed. The group was able to demonstrate that the 555 timer, 74LS90,

74LS47 ICs, and 7-segment displays were all compatible before moving on to more intricate

interconnections by starting with a full 0-9 count and examining the 7-segment display output. The most

difficult part of this circuit was connecting the ICs correctly. During implementation, the required

datasheets were used to troubleshoot potential logic errors in the circuit design. As originally planned,

the project used a four-segment display timer to show the passing of the hours and minutes. A 555 Timer,

a 74LS90 (BCD) counter, a 74LS47 counter, and a seven-segment display were used to construct this.

An easy-to-implement decade counter timing circuit was selected because of its simplicity in design.

Timer that counted from 0 to 9 and then back again was the basic idea seen above. Making use of a timer

required some modification to this. The basic design's code conversion component enables the counter

to count from 0 to 6 and back again, and the BCDs were directly connected to their corresponding Seven

Segment Decoding chips. While the 555 Timer was kept as the circuit's primary driver, the pause switch

was removed so that the circuit could be made simpler. It was possible to obtain a 1 Hz signal by replacing

the 47kΩ resistor with a series combination of a 1kΩ resistor and a 50kΩ variable resistor. The second

74LS90's clock input was connected to the 555 Timer's output (BCD2). In the timing circuit, the BCD2

was set up to count up from 0 to 9 and then reset 0, counting the minutes. Pulses are sent from pin 11 or

the carry out pin when BCD2 resets itself. To ensure that the clock input of the first 74LS90 (BCD1) was

triggered when BCD2 reset itself, a wire from pin 11 was attached to it. To ensure that BCD1 was

counting correctly, the timer was limited to six counts before being reset on the next input pulse from

9
BCD2. By connecting the output pins 9 and 8 to the pins 2 and 3, this was accomplished. For a six, 0110

is a binary representation, so this connection allowed BCD1's reset pin to be triggered, allowing the initial

seven segment display to move directly from six to zero. The final BCD, BCD4, counts the hours in the

timing circuit. When the connection between BCD1's wires 8 and 3 was activated, this happened. BCD3's

clock input can be taken from BCD4's pin 11 at the same time as its reset, thus there is no need for

additional circuitry in this case. The 74LS47 chips were then connected to the BCDs' outputs to complete

the circuit design. The seven-segment displays were then linked to the 74LS47 chips. Additionally, a

reset switch was installed on each BCD's reset pin. When the switch is depressed, the BCDs are prevented

from counting by sending out a continuous high voltage signal. The Seven Segment Displays were

selected as the output of this circuit because of their small size and ease of installation. Seven-segment

displays were explored as a replacement for LCD displays, but their cost and the ease with which they

could be read outweighed this alternative. In addition, the 555 Timer is one of the most accurate IC timers

ever developed. In addition to the fact that the 555 Timer was relatively inexpensive, it was considered

the best timer available at the time.

In accordance with the diagram above, the components were put on the breadboard as shown. After

arranging the device, it performed perfectly

10
The Vero board was used for the implementation, and all of the components were properly soldered.

After that, it was put to the test, and the results were as expected. Figures 3 and 4 below explain this

11
 ● FUTURE SCOPE

The future scope of designing digital clocks using counters and flip-flops includes several exciting

possibilities:

Integration with IoT: Digital clocks can be integrated into Internet of Things (IoT) devices, allowing for

synchronized timekeeping across various smart devices and systems.

Enhanced Precision: Advances in semiconductor technology can lead to more precise and reliable flip-

flops and counters, improving the accuracy of digital clocks.

12
Energy Efficiency: Research into low-power design techniques can reduce the power consumption of

digital clocks, making them more suitable for battery-operated and portable devices.

Miniaturization: Continued miniaturization of electronic components can lead to smaller and more

compact digital clocks, which can be integrated into a wider range of applications, from wearable

technology to embedded systems.

Advanced Features: Future digital clocks could incorporate additional features such as alarms, timers,

and connectivity options, enhancing their functionality and usability.

• CONCLUSION

A comprehensive digital timer circuit was developed by integrating a 555 timer, a 74LS90 IC (a decade

counter), a 74LS47 BCD-to-seven-segment decoder, and a seven-segment display. The design process

began with the exploration of various methods for generating an efficient timing signal. After careful

consideration, the most effective approach was selected and translated into a circuit design. The

functionality of this design was then rigorously tested using LiveWire simulation software, which

provided a clear validation of the chosen configuration.

Once the simulation confirmed proper operation, the circuit was physically implemented, where it

underwent further refinement and optimization to meet the project's specific functional and technical

requirements. During this phase, the circuit was subjected to detailed analysis to ensure it complied with

all design parameters, with any discrepancies promptly addressed and resolved.

13
 To facilitate ease of testing and verification, the final circuit was constructed on a vero board. This

allowed for a more streamlined and practical approach to real-world troubleshooting and

adjustment, ensuring that the digital timer performed reliably and consistently in accordance with

the project’s objectives.

● REFERENCE

1. Analogue Electronics, 2006. Retrieved on 20/06/16 from en.wikipedia.org/wiki/Analogue electronics.

2. Science and Technology Encyclopedia, Electronics. Retrieved on 21/06/16 from

http://www.answers.com/topic/electronics.

3. Timer, 2006. Retrieved on 21/06/16 from en.wikipedia.org/wiki/Timer

4. Phillips, BCD Up/Down Counter, Retrieved on 22/06/16 from http://www.doctronics.co.uk/4510.htm.

5. Phillips, BCD to 7 segment Decoder, Retrieved on 22/06/16 from

http://www.doctronics.co.uk/4511.htm.

6. Interfacing to 7-Segment Numeric Displays, Retrieved on 23/06/16 from

http://www.thelearningpit.com/lp/doc/7seg/7seg.html.

7. Diode Logic, 2006. Retrieved on 23/06/16 from http://www.play-

hookey.com/digital/electronics/dl_gates.html.

14
8. Wikipedia, 2016.

9. Wikipedia Contributors, “Digital clock,” Wikipedia, 18-Oct-2018. [Online]. Available:

https://en.wikipedia.org/wiki/Digital_clock. [Accessed: 26-Dec-2018].

10. Electronics course," [Online]. Available: http://electronics-course.com/digital-clock. [Accessed 02

October 2018]

15