Scribd
Upload
64 views

Basic Electronics (ECE 1001) (Makeup)

Uploaded by

ananya
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
64 views

Basic Electronics (ECE 1001) (Makeup)

Uploaded by

ananya
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

Reg. No.

SECOND SEMESTER B.Tech. DEGREE END SEMESTER EXAMINATION


APRIL/MAY 2018
SUBJECT: BASIC ELECTRONICS (ECE - 1001)

TIME: 3 HOURS MAX. MARKS: 50

Instructions to candidates
 Answer ALL questions.
 Missing data may be suitably assumed.

1A. Highlight the main drawback of fixed bias circuit for BJT. How it is overcome in self- bias circuit?
Determine IB, IC, VCE, VB and VE for the voltage divider configuration shown in figure Q1A.
(Given: VCC=12V, R1=39kΩ, R2=8.2kΩ, RC= 3.3kΩ, RE=1kΩ). Silicon BJT with β=120 is used.
1B. Draw the equivalent circuits and characteristic curves for forward bias of i) Ideal diode ii) Diode
with specific cut-in voltage and forward resistance. Mention approximate values of cut-in voltage
for Silicon and Germanium diodes.

1C. Draw the circuit of Non inverting Amplifier using OPAMP. Write the expression for voltage gain
for this amplifier.
(5+3+2)
2A. Draw the circuit of Zener Regulator. Explain line & Load regulation and how this is achieved in it.
For a Zener Regulator Vi= 16 V, series resistance RS= 1 K, VZ= 10 V and RL= 3 K. Determine Vo,
IZ and PZ.
2B. Implement NOT, AND and OR logics using only NAND gates.
2C. Explain the working of 2-input OR gate using discrete components.
(5+3+2)
3A. Simplify the following expression:
i) Using K-maps
ii) Using Boolean algebra
3B. With the help of logic diagram and timing diagram, explain the working of 3 bit negative edge
triggered asynchronous up counter.
3C. The data 10101 is given to the input of a 5 bit shift register. How many clock cycles are required
to: i) Get the MSB at the output if it is a Serial in serial out shift register?
ii) Load the data into the register.
(5+3+2)
4A. Draw the logic circuit and write the truth table of (i) SR Flip flop. (ii) J-K Flip flop (ii) T Flip flop.
4B. For data bit stream of 1 0 1 1 0, draw the waveforms if the modulation performed is i) ASK ii)
ECE –1001 Page 1 of 2
PSK and iii) FSK.
4C. State Nyquist sampling theorem. Specify the sampling frequency to sample message signal that
ranges between 300 Hz to 3.4 KHz.
(5+3+2)
5A. Calculate carrier frequency, carrier amplitude, modulating frequency, frequency deviation and
bandwidth for a FM modulated signal given by the equation

VFM (t )  5 cos  2 x108  t  3 sin (40000  t )


5B. List and briefly explain multiple access technologies.
5C. Certain AM transmitter radiates 10 kW of power with carrier unmodulated and 11 kW of power
when carrier is sinusoidally modulated. Calculate the modulation index.

(5+3+2)

Figure Q1A

Figure Q1A

ECE –1001 Page 2 of 2

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy