Open navigation menu

Scribd

0% found this document useful (0 votes)

6 views4 pages

Question 2

Uploaded by

Copyright

© © All Rights Reserved

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

6 views4 pages

Question 2

Uploaded by

Copyright

© © All Rights Reserved

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

You are on page 1/ 4

CMOS VLSI EXAM

PRN - 240840133038

QUESTION 2 : Draw the layout using magic. Make sure DRC is clean.

SOLUTION :
Created the layout of given boolean expression i.e., XOR gate in Magic.

LAYOUT :
MAGIC NETLIST :

TESTBENCH :
NGSPICE WINDOW :
SIMULATION OUTPUT :

You might also like

Eee A
No ratings yet
Eee A
6 pages
CS/EE 5830/6830 - CAD Assignment #3
No ratings yet
CS/EE 5830/6830 - CAD Assignment #3
9 pages
VLSI and ASIC Examples of Physical Layout
No ratings yet
VLSI and ASIC Examples of Physical Layout
6 pages
Practical Work 4 - CMOS + Rubrics PDF
No ratings yet
Practical Work 4 - CMOS + Rubrics PDF
23 pages
VLSI Lab Manual
No ratings yet
VLSI Lab Manual
61 pages
2X1 MUX: Its Schematic and Layout: Abstract
No ratings yet
2X1 MUX: Its Schematic and Layout: Abstract
3 pages
Lab 9 Layout of 1-Bit Full Adder: by Sachin B. Kadam 15ECE1022
No ratings yet
Lab 9 Layout of 1-Bit Full Adder: by Sachin B. Kadam 15ECE1022
14 pages
DEE6113 - Practical Work5 PDF
No ratings yet
DEE6113 - Practical Work5 PDF
7 pages
Homework 1
No ratings yet
Homework 1
5 pages
Design and Implementation of Half & Full Adder at Layout Level in Microwind
100% (1)
Design and Implementation of Half & Full Adder at Layout Level in Microwind
7 pages
Fpadd 2
No ratings yet
Fpadd 2
54 pages
2020uec1570 Labreport
No ratings yet
2020uec1570 Labreport
22 pages
Cmosedu Com Jbaker Courses Ee421L f13 Students Wolvert9 Lab
No ratings yet
Cmosedu Com Jbaker Courses Ee421L f13 Students Wolvert9 Lab
15 pages
Vlsi Lab
No ratings yet
Vlsi Lab
161 pages
Date Sheet No. Cycle - 1: Index
No ratings yet
Date Sheet No. Cycle - 1: Index
77 pages
Lab 6 - VDP
No ratings yet
Lab 6 - VDP
4 pages
Exam Papers DocScanner Oct 30, 2024 12-12 AM
No ratings yet
Exam Papers DocScanner Oct 30, 2024 12-12 AM
9 pages
VLSI LAB Record-Format
No ratings yet
VLSI LAB Record-Format
5 pages
Tut 3
No ratings yet
Tut 3
3 pages
Lab 3
No ratings yet
Lab 3
10 pages
Xilinx Ise Project Navigator
No ratings yet
Xilinx Ise Project Navigator
55 pages
Jana 22BLC1032
No ratings yet
Jana 22BLC1032
26 pages
ROM and PLA
No ratings yet
ROM and PLA
8 pages
Computer Science and Engineering Department University,: Mid M.M. 2
No ratings yet
Computer Science and Engineering Department University,: Mid M.M. 2
1 page
Lab 4 - VDP
No ratings yet
Lab 4 - VDP
4 pages
Vlsi Xnor Layout
No ratings yet
Vlsi Xnor Layout
6 pages
Name - Registration Number - Slot - Course Code - Instructor - Examiner Signature
No ratings yet
Name - Registration Number - Slot - Course Code - Instructor - Examiner Signature
48 pages
Anadolu University: Engineering and Architecture Faculty Department of Electrical and Electronics Engineering
No ratings yet
Anadolu University: Engineering and Architecture Faculty Department of Electrical and Electronics Engineering
4 pages
Lab 08 Layout: "Design and Implementation of Full Adder at Layout Level in Microwind" 1. Objective
No ratings yet
Lab 08 Layout: "Design and Implementation of Full Adder at Layout Level in Microwind" 1. Objective
4 pages
VlSI Design OU Question Paper
100% (1)
VlSI Design OU Question Paper
1 page
ECE 2003 Manual
No ratings yet
ECE 2003 Manual
79 pages
Introduction To Computer Architecture: Exam: 1 CMOS Logic (2.5 Points)
No ratings yet
Introduction To Computer Architecture: Exam: 1 CMOS Logic (2.5 Points)
9 pages
ALU2
No ratings yet
ALU2
51 pages
BTS3122 Lab 1
No ratings yet
BTS3122 Lab 1
20 pages
DLD Lab 666
No ratings yet
DLD Lab 666
14 pages
4 Bit Manchester Adder
0% (2)
4 Bit Manchester Adder
14 pages
Parity Bit Generator: Project Presentation Instructor: DR - Roman Stemprok Submitted by Srujana Aramalla
No ratings yet
Parity Bit Generator: Project Presentation Instructor: DR - Roman Stemprok Submitted by Srujana Aramalla
16 pages
Excercise
No ratings yet
Excercise
2 pages
4 Bit Aritchmatic Logic Unit
No ratings yet
4 Bit Aritchmatic Logic Unit
18 pages
Why NAND and NOR Are Universal Gates
No ratings yet
Why NAND and NOR Are Universal Gates
4 pages
Dlco Question Bank (Aids & Aiml)
No ratings yet
Dlco Question Bank (Aids & Aiml)
8 pages
Subsystem Design: FPGA Based Systems
No ratings yet
Subsystem Design: FPGA Based Systems
38 pages
COEN 305: BASIC Computer Architecture
No ratings yet
COEN 305: BASIC Computer Architecture
16 pages
ALU Final Report
No ratings yet
ALU Final Report
8 pages
Nguyen Tan Phuc - Week 2
No ratings yet
Nguyen Tan Phuc - Week 2
13 pages
2) Verify The Behavior of Logic Gates Using Truth Tables (AND, OR, NOT, XOR, NAND, NOR, XNOR)
No ratings yet
2) Verify The Behavior of Logic Gates Using Truth Tables (AND, OR, NOT, XOR, NAND, NOR, XNOR)
9 pages
EE 415: VLSI Design I Lab 4: ASIC Design Flow I: Jacien Squires 291-84-0440 Mailbox # 561
No ratings yet
EE 415: VLSI Design I Lab 4: ASIC Design Flow I: Jacien Squires 291-84-0440 Mailbox # 561
8 pages
Rom PDF
No ratings yet
Rom PDF
32 pages
LB6 Vlsi
No ratings yet
LB6 Vlsi
5 pages
60-265-01 Computer Architecture and Digital Design: Midterm Examination # 2
No ratings yet
60-265-01 Computer Architecture and Digital Design: Midterm Examination # 2
9 pages
Name: Date: ID Number:: Assignment Test For Interns Digital Design
No ratings yet
Name: Date: ID Number:: Assignment Test For Interns Digital Design
2 pages
2007 Sample Terms Test Answers
No ratings yet
2007 Sample Terms Test Answers
5 pages
Fpga 11
No ratings yet
Fpga 11
20 pages
LDCO Oral Questions
No ratings yet
LDCO Oral Questions
10 pages
Dec50143 PW5
No ratings yet
Dec50143 PW5
7 pages
HW 1 Solution
No ratings yet
HW 1 Solution
6 pages
Ripple Carry Adder
No ratings yet
Ripple Carry Adder
5 pages
DLD Bank
No ratings yet
DLD Bank
16 pages
Dec50143 - PW3 (M.adam F1126)
No ratings yet
Dec50143 - PW3 (M.adam F1126)
8 pages
Learn Digital and Microprocessor Techniques On Your Smartphone: Portable Learning, Reference and Revision Tools.
From Everand
Learn Digital and Microprocessor Techniques On Your Smartphone: Portable Learning, Reference and Revision Tools.
Clive W. Humphris
No ratings yet
M&M Shortlists 2024 Batch
No ratings yet
M&M Shortlists 2024 Batch
399 pages
15 Days Weight Loss Diet
No ratings yet
15 Days Weight Loss Diet
37 pages
Question 2
No ratings yet
Question 2
2 pages
Question 3
No ratings yet
Question 3
2 pages
Question 3
No ratings yet
Question 3
4 pages
Question 1
No ratings yet
Question 1
1 page

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.

Alternative Proxies:

Alternative Proxy