DV Courses Structure
DV Courses Structure
Number systems
o Decimal , Binary, Hexa Decimal, Octal
o Boolean Algebra properties and functions
o Digital logic Gates
o Integrated circuits
o Mapping
o POS and SOP
Combinational Logic
o Combinational circuits
o Adder – Subtractor
o Half and Full adders
o Subtractors
o Multipliers
o Encoder and Decoders
o Multiplexers
Sequential Logic
o Sequential circuits
o Latches
o Flip flops
o Synchronous and asynchronous circuits
o Clocked sequential circuits
o Race free state assignment
Registers and Counters
o Shift registers
o Serial transfer and addition
o Binary counter
o Ripple counter
o Up- down counter
o Ring counter
Introduction
Verilog language basics
Verilog constructs
o Data types
o registers, nets
o Vectors, Array
o Operators
Modeling
▪ SV Introduction
▪ Operators, data types & Arrays
▪ Procedural statements
▪ Tasks and functions
▪ Process
o Fork_join
o Fork_join any and Fork_join none
▪ Assertions
o Assertion format
o SVA built in methods
o Operators
o Variable delays
▪ Functional and code coverage
o What is functional coverage?
o Code coverage
o Different types of code coverage
▪ DPI
▪ Configuration libraries, Packages
▪ Functional Verification overview
o Test bench architecture & components
o Test bench development: Modularity, Reusability
o Understanding Functional Verification flow
▪ System Verilog Course overview
o System Verilog language features
o Verilog for TB development
o Verilog Language constructs and shortcomings
UVM CONSTRUCTS