Fgpa Course
Fgpa Course
----------------------------------WEEK 1----------------------------
Tools to use: Quartus Prime, INTEL Qsys Pro System Integration Tool,
Timequest Timing Analyzer, INTEL-ModelSim, DSP Builder for INTEL FPGA
and Power Analyzer
REFERENCE BOOKS:
1. Rapid Prototyping of Digital Systems (SOPC Ed.) by J. O. Hamblen
2. Design Recipes for FPGAs using Verilog & VHDL by Peter Wilson
SUMMARY:-
CPLDs introduced reprogrammability to programmable logic devices,
CPLDs also reinforced hierarchical design methods. The architecture
of CPLDs allows for easy design of wide input combinational logic
functions like address decoders & state machines with deterministic
timing. However, the CPLD architecture did not scale effectively for
designs that required many flip flips, which is the advantage of
FPGA, along with easy scalability.
FPGAs scale better than CPLDs, creating low cost solutions for larger
designs and designs that require many flip-flops. Because FPGA
architecture is finer grained, routing has more impact on performance