Eighth Edition

GATE
ELECT RON I CS & COM M U N I CAT I ON

Network Analysis
Vol 3 of 10

RK Kanodia
Ashish Murolia

N ODI A & COM PAN Y

GAT E Elect ronics & Communicat ion Vol 3, 8e
Network Analysis
RK Kanodia & Ashish Murolia

Copyright © By NODIA & COMPANY

Informat ion cont ained in t his book has been obt ained by aut hor, from sources believes t o be reliable. However,
neit her NODIA & COMPANY nor it s aut hor guarant ee t he accuracy or complet eness of any informat ion herein,
and NODIA & COMPANY nor it s aut hor shall be responsible for any error, omissions, or damages arising out of
use of t his informat ion. T his book is published wit h t he underst anding t hat NODIA & COMPANY and it s aut hor
are supplying informat ion but are not at t empt ing t o render engineering or ot her professional services.

M RP 6 9 0 .0 0

N ODI A & COM PAN Y

B  8, Dhanshree Ist , Cent ral Spine, Vidyadhar Nagar, J aipur  302039
P h : + 91  141  2101150,
www.nodia.co.in
email : enquiry@nodia.co.in

P rint ed by Nodia and Company, J aipur

To Our Par ents
 Preface to the Series
For almost a decade, we have been receiving t remendous responses from GAT E aspirant s for our earlier books:
GAT E Mult iple Choice Quest ions, GAT E Guide, and t he GAT E Cloud series. Our first book, GAT E Mult iple
Choice Quest ions (MCQ), was a compilat ion of ob ject ive quest ions and solut ions for all sub ject s of GAT E
Elect ronics & Communicat ion Engineering in one book. T he idea behind t he book was t hat Gat e aspirant s who
had just complet ed or about t o finish t heir last semest er t o achieve his or her B.E/ B.Tech need only t o pract ice
answering quest ions t o crack GAT E. T he solut ions in t he book were present ed in such a manner t hat a st udent
needs t o know fundament al concept s t o underst and t hem. We assumed t hat st udent s have learned enough of
t he fundament als by his or her graduat ion. T he book was a great success, but st ill t here were a large rat io of
aspirant s who needed more preparat ory mat erials beyond just problems and solut ions. T his large rat io mainly
included average st udent s.

Lat er, we perceived t hat many aspirant s couldn’t develop a good problem solving approach in t heir B.E/ B.Tech.
Some of t hem lacked t he fundament als of a sub ject and had difficulty underst anding simple solut ions. Now,
we have an idea t o enhance our cont ent and present two separat e books for each sub ject : one for t heory, which
cont ains brief t heory, problem solving met hods, fundament al concept s, and point s-t o-remember. T he second book
is about problems, including a vast collect ion of problems wit h descript ive and st ep-by-st ep solut ions t hat can
be underst ood by an average st udent . T his was t he origin of GAT E Guide (t he t heory book) and GAT E Cloud
(t he problem bank) series: two books for each sub ject . GAT E Guide and GAT E Cloud were published in t hree
sub ject s only.

T hereaft er we received an immense number of emails from our readers looking for a complet e st udy package
for all sub ject s and a book t hat combines bot h GAT E Guide and GAT E Cloud. T his encouraged us t o present
GAT E St udy Package (a set of 10 books: one for each sub ject ) for GAT E Elect ronic and Communicat ion
Engineering. Each book in t his package is adequat e for t he purpose of qualifying GAT E for an average st udent .
Each book cont ains brief t heory, fundament al concept s, problem solving met hodology, summary of formulae,
and a solved quest ion bank. T he quest ion bank has t hree exercises for each chapt er: 1) T heoret ical MCQs, 2)
Numerical MCQs, and 3) Numerical Type Quest ions (based on t he new GAT E pat t ern). Solut ions are present ed
in a descript ive and st ep-by-st ep manner, which are easy t o underst and for all aspirant s.

We believe t hat each book of GAT E St udy Package helps a st udent learn fundament al concept s and develop
problem solving skills for a sub ject , which are key essent ials t o crack GAT E. Alt hough we have put a vigorous
effort in preparing t his book, some errors may have crept in. We shall appreciat e and great ly acknowledge all
const ruct ive comment s, crit icisms, and suggest ions from t he users of t his book. You may writ e t o us at ra jkumar.
kanodia@gmail.com and ashish.murolia@gmail.com.

Acknowledgements

We would like t o express our sincere t hanks t o all t he co-aut hors, edit ors, and reviewers for t heir effort s in
making t his project successful. We would also like t o t hank Team NODIA for providing professional support for
t his project t hrough all phases of it s development . At last , we express our grat it ude t o God and our Family for
providing moral support and mot ivat ion.

We wish you good luck !

R. K. Kanodia
Ashish Murolia
SY LLABU S

GATE Electronics & Communications

Networks:
Network graphs: mat rices associat ed wit h graphs; incidence, fundament al cut set and fundament al circuit mat rices.
Solut ion met hods: nodal and mesh analysis. Network t heorems: superposit ion, T hevenin and Nort on’s maximum
power t ransfer, Wye-Delt a t ransformat ion. St eady st at e sinusoidal analysis using phasors. Linear const ant coefficient
different ial equat ions; t ime domain analysis of simple RLC circuit s, Solut ion of network equat ions using Laplace
t ransform: frequency domain analysis of RLC circuit s. 2-port network paramet ers: driving point and t ransfer
funct ions. St at e equat ions for networks.

IES Electronics & Telecommunication

Network Theory
Network analysis t echniques; Network t heorems, t ransient response, st eady st at e sinusoidal response; Network
graphs and t heir applicat ions in network analysis; Tellegen’s t heorem. T wo port networks; Z, Y, h and t ransmission
paramet ers. Combinat ion of two port s, analysis of common two port s. Network funct ions : part s of network
funct ions, obt aining a network funct ion from a given part . Transmission crit eria : delay and rise t ime, Elmore’s and
ot her definit ions effect of cascading. Element s of network synt hesis.

**********
 CON T EN T S

CH APT ER 1 BASI C CON CEPT S

1 .1 I N T RODU CT I ON TO CI RCU I T AN ALYSI S 1

1 .2 BASI C ELECT RI C QUAN T I T I ES OR N ET WORK VARI ABLES 1

1.2.1 Charge 1
1.2.2 Current 1
1.2.3 Volt age 2
1.2.4 Power 3
1.2.5 Energy 4
1 .3 CI RCU I T ELEM EN T S 4
1.3.1 Act ive and Passive Element s 5
1.3.2 Bilat eral and Unilat eral Element s 5
1.3.3 Linear and Non-linear Element s 5
1.3.4 Lumped and Dist ribut ed Element s 5
1 .4 SOU RCES 5
1.4.1 Independent Sources 5
1.4.2 Dependent Sources 6
EX ERCI SE 1 .1 8

EX ERCI SE 1 .2 18

SOLU T I ON S 1 .1 23

SOLU T I ON S 1 .2 30

CH APT ER 2 BASI C LAWS

2 .1 I N T RODU CT I ON 37

2 .2 OH M ’S LAW AN D RESI STAN CE 37

2 .3 BRAN CH ES, N ODES AN D LOOPS 39

2 .4 K I RCH H OFF’S LAW 40

2.4.1 Kirchhoff’s Current Law 40
2.4.2 Kirchoff’s Volt age Law 41
2 .5 SERI ES RESI STAN CES AN D VOLTAGE DI V I SI ON 41

2 .6 PARALLEL RESI STAN CES AN D CU RREN T DI V I SI ON 42

2 .7 SOU RCES I N SERI ES OR PARALLEL 44

2.7.1 Series Connect ion of Volt age Sources 44
2.7.2 Parallel Connect ion of Ident ical Volt age Sources 44
2.7.3 Parallel Connect ion of Current Sources 44
2.7.4 Series Connect ion of Ident ical Current Sources 45
2.7.5 Series - Parallel Connect ion of Volt age and Current Sources 45
 2 .8 AN ALYSI S OF SI M PLE RESI ST I V E CI RCU I T WI T H A SI N GLE SOU RCE 46

2 .9 AN ALYSI S OF SI M PLE RESI ST I V E CI RCU I T WI T H A DEPEN DEN T SOU RCE 46

2 .1 0 DELTA- TO- WY E(T- Y ) T RAN SFORM AT I ON 46

2.10.1 Wye To Delt a Conversion 47
2.10.2 Delt a To Wye Conversion 47
2 .1 1 N ON -I DEAL SOU RCES 4 8

EX ERCI SE 2 .1 49

EX ERCI SE 2 .2 67

SOLU T I ON S 2 .1 78

SOLU T I ON S 2 .2 101

CH APT ER 3 GRAPH T H EORY

3 .1 I N T RODU CT I ON 127

3 .2 N ET WORK GRAPH 127

3.2.1 Direct ed and Undirect ed Graph 127
3.2.2 P lanar and Non-planar Graphs 128
3.2.3 Subgraph 128
3.2.4 Connect ed Graphs 129
3.2.5 Degree of Vert ex 129
3 .3 T REE AN D CO-T REE 129
3.3.1 T wigs and Links 130
3 .4 I N CI DEN CE M AT RI X 131
3.4.1 P ropert ies of Incidence Mat rix: 131
3.4.2 Incidence Mat rix and KCL 132
3 .5 T I E-SET 133
3.5.1 T ie-Set Mat rix 134
3.5.2 T ie-Set Mat rix and KVL 134
3.5.3 T ie-Set Mat rix and Branch Current s 135
3 .6 CU T-SET 136
3.6.1 Fundament al Cut - Set 136
3.6.2 Fundament al Cut -set Mat rix 137
3.6.3 Fundament al Cut -set Mat rix and KCL 138
3.6.4 Tree Branch Volt ages and Fundament al Cut -set Volt ages 139
EX ERCI SE 3 .1 140

EX ERCI SE 3 .2 149

SOLU T I ON S 3 .1 151

SOLU T I ON S 3 .2 156

CH APT ER 4 N ODAL AN D LOOP AN ALYSI S

4 .1 I N T RODU CT I ON 159

4 .2 N ODAL AN ALYSI S 159

4 .3 M ESH AN ALYSI S 161

 4 .4 COM PARI SON BET WEEN N ODAL AN ALYSI S AN D M ESH AN ALYSI S 163

EX ERCI SE 4 .1 164

EX ERCI SE 4 .2 173

SOLU T I ON S 4 .1 181

SOLU T I ON S 4 .2 192

CH APT ER 5 CI RCU I T T H EOREM S

5 .1 I N T RODU CT I ON 211

5 .2 LI N EARI T Y 211

5 .3 SU PERPOSI T I ON 212

5 .4 SOU RCE T RAN SFORM AT I ON 213

5.4.1 Source Transformat ion For Dependent Source 214
5 .5 T H EV EN I N ’S T H EOREM 214
5.5.1 T hevenin’s Volt age 215
5.5.2 T hevenin’s Resist ance 215
5.5.3 Circuit Analysis Using T hevenin Equivalent 216
5 .6 N ORTON ’S T H EOREM 217
5.6.1 Nort on’s Current 217
5.6.2 Nort on’s Resist ance 218
5.6.3 Circuit Analysis Using Nort on’s Equivalent 218
5 .7 T RAN SFORM AT I ON BET WEEN T H EV EN I N & N ORTON ’S EQU I VALEN T CI RCU I T S 219

5 .8 M AX I M U M POWER T RAN SFER T H EOREM 219

5 .9 RECI PROCI T Y T H EOREM 221

5.9.1 Circuit Wit h a Volt age Source 221
5.9.2 Circuit Wit h a Current Source 221
5 .1 0 SU BST I T U T I ON T H EOREM 222

5 .1 1 M I LLM AN ’S T H EOREM 223

5 .1 2 T ELLEGEN ’S T H EOREM 223

EX ERCI SE 5 .1 224

EX ERCI SE 5 .2 239

SOLU T I ON S 5 .1 246

SOLU T I ON S 5 .2 272

CH APT ER 6 I N DU CTOR AN D CAPACI TOR

6 .1 CAPACI TOR 297
6.1.1 Volt age-Current Relat ionship of a Capacit or 297
6.1.2 Energy St ored In a Capacit or 298
6.1.3 Some P ropert ies of an Ideal Capacit or 299
6 .2 SERI ES AN D PARALLEL CAPACI TORS 299
6.2.1 Capacit ors in Series 299
6.2.2 Capacit ors in Parallel 301
 6 .3 I N DU CTOR 301
6.3.1 Volt age-Current Relat ionship of an Induct or 302
6.3.2 Energy St ored in an Induct or 302
6.3.3 Some P ropert ies of an Ideal Induct or 303
6 .4 SERI ES AN D PARALLEL I N DU CTORS 3 0 3
6.4.1 Induct ors in Series 303
6.4.2 Induct ors in Parallel 304
6 .5 DUALI T Y 305

EX ERCI SE 6 .1 307

EX ERCI SE 6 .2 322

SOLU T I ON S 6 .1 328

SOLU T I ON S 6 .2 347

CH APT ER 7 FI RST ORDER RL AN D RC CI RCU I T S

7 .1 I N T RODU CT I ON 359

7 .2 SOU RCE FREE OR Z ERO-I N PU T RESPON SE 359

7.2.1 Source-Free RC Circuit 359
7.2.2 Source-Free RL circuit 362
7 .3 T H E U N I T ST EP FU N CT I ON 364

7 .4 DC OR ST EP RESPON SE OF FI RST ORDER CI RCU I T 365

7 .5 ST EP RESPON SE OF AN RC CI RCU I T 3 6 5
7.5.1 Complet e Response : 367
7.5.2 Complet e Response in t erms of Init ial and Final Condit ions 368
7 .6 ST EP RESPON SE OF AN RL CI RCU I T 3 6 8
7.6.1 Complet e Response 369
7.6.2 Complet e Response in t erms of Init ial and Final Condit ions 370
7 .7 ST EP BY ST EP APPROACH TO SOLV E RL AN D RC CI RCU I T S 370
7.7.1 Solut ion Using Capacit or Volt age or Induct or Current 370
7.7.2 General Met hod 371
7 .8 STABI LI T Y OF FI RST ORDER CI RCU I T S 372

EX ERCI SE 7 .1 373

EX ERCI SE 7 .2 392

SOLU T I ON S 7 .1 397

SOLU T I ON S 7 .2 452

CH APT ER 8 SECON D ORDER CI RCU I T S

8 .1 I N T RODU CT I ON 469

8 .2 SOU RCE-FREE SERI ES RLC CI RCU I T 469

8 .3 SOU RCE-FREE PARALLEL RLC CI RCU I T 472

8 .4 ST EP BY ST EP APPROACH OF SOLV I N G SECON D ORDER CI RCU I T S 475

8 .5 ST EP RESPON SE OF SERI ES RLC CI RCU I T 475

 8 .6 ST EP RESPON SE OF PARALLEL RLC CI RCU I T 476

8 .7 T H E LOSSLESS LC CI RCU I T 477

EX ERCI SE 8 .1 478

EX ERCI SE 8 .2 491

SOLU T I ON S 8 .1 495

SOLU T I ON S 8 .2 527

CH APT ER 9 SI N U SOI DAL ST EADY STAT E AN ALYSI S

9 .1 I N T RODU CT I ON 541

9 .2 CH ARACT ERI ST I CS OF SI N U SOI D 541

9 .3 PH ASORS 543

9 .4 PH ASOR RELAT I ON SH I P FOR CI RCU I T ELEM EN T S 5 4 4

9.4.1 Resist or 544
9.4.2 Induct or 545
9.4.3 Capacit or 545
9 .5 I M PEDAN CE AN D ADM I T TAN CE 546
9.5.1 Admit t ance 548
9 .6 K I RCH H OFF’S LAWS I N T H E PH ASOR DOM AI N 548
9.6.1 Kirchhoff’s Volt age Law(KVL) 548
9.6.2 Kirchhoff’s Current Law(KCL) 549
9 .7 I M PEDAN CE COM BI N AT I ON S 5 4 9
9.7.1 Impedances in Series and Volt age Division 549
9.7.2 Impedances in Parallel and Current Division 550
9.7.3 Delt a-t o-Wye Transformat ion 551
9 .8 CI RCU I T AN ALYSI S I N PH ASOR DOM AI N 552
9.8.1 Nodal Analysis 552
9.8.2 Mesh Analysis 552
9.8.3 Superposit ion T heorem 553
9.8.4 Source Transformat ion 553
9.8.5 T hevenin and Nort on Equivalent Circuit s 553
9 .9 PH ASOR DI AGRAM S 554

EX ERCI SE 9 .1 556

EX ERCI SE 9 .2 579

SOLU T I ON S 9 .1 583

SOLU T I ON S 9 .2 618

CH APT ER 1 0 AC POWER AN ALYSI S

1 0 .1 I N T RODU CT I ON 627

1 0 .2 I N STAN TAN EOU S POWER 627

1 0 .3 AV ERAGE POWER 628

1 0 .4 EFFECT I V E OR RM S VALU E OF A PERI ODI C WAV EFORM 629

 1 0 .5 COM PLEX POWER 630
10.5.1 Alt ernat ive Forms For Complex Power 631
1 0 .6 POWER FACTOR 632

1 0 .7 M AX I M U M AV ERAGE POWER T RAN SFER T H EOREM 634

10.7.1 Maximum Average Power Transfer, when Z is Rest rict ed 635
1 0 .8 AC POWER CON SERVAT I ON 636

1 0 .9 POWER FACTOR CORRECT I ON 636

EX ERCI SE 1 0 .1 638

EX ERCI SE 1 0 .2 648

SOLU T I ON S 1 0 .1 653

SOLU T I ON S 1 0 .2 669

CH APT ER 1 1 T H REE PH ASE CI RCU I T S

1 1 .1 I N T RODU CT I ON 683

1 1 .2 BALAN CED T H REE PH ASE VOLTAGE SOU RCES 683

11.2.1 Y-connect ed T hree-P hase Volt age Source 683
11.2.2 T-connect ed T hree-P hase Volt age Source 686
1 1 .3 BALAN CED T H REE-PH ASE LOADS 688
11.3.1 Y -connect ed Load 688
11.3.2 T-connect ed Load 689
1 1 .4 AN ALYSI S OF BALAN CED T H REE-PH ASE CI RCU I T S 6 8 9
11.4.1 Balanced Y -Y Connect ion 689
11.4.2 Balanced Y -T Connect ion 691
11.4.3 Balanced T-T Connect ion 692
11.4.4 Balanced T -Y connect ion 693
1 1 .5 POWER I N A BALAN CED T H REE-PH ASE SYST EM 694

1 1 .6 T WO-WAT T M ET ER POWER M EASU REM EN T 6 9 5

EX ERCI SE 1 1 .1 697

EX ERCI SE 1 1 .2 706

SOLU T I ON S 1 1 .1 709

SOLU T I ON S 1 1 .2 722

CH APT ER 1 2 M AGN ET I CALLY COU PLED CI RCU I T S

1 2 .1 I N T RODU CT I ON 729

1 2 .2 M U T UAL I N DU CTAN CE 729

1 2 .3 DOT CON V EN T I ON 730

1 2 .4 AN ALYSI S OF CI RCU I T S H AV I N G COU PLED I N DU CTORS 731

1 2 .5 SERI ES CON N ECT I ON OF COU PLED COI LS 732

12.5.1 Series Adding Connect ion 732
12.5.2 Series Opposing Connect ion 733
1 2 .6 PARALLEL CON N ECT I ON OF COU PLED COI LS 734
 1 2 .7 EN ERGY STORED I N A COU PLED CI RCU I T 735
12.7.1 Coefficient of Coupling 736
1 2 .8 T H E LI N EAR T RAN SFORM ER 737
12.8.1 T -equivalent of a Linear Transformer 737
12.8.2 p -equivalent of a Linear Transformer 738
1 2 .9 T H E I DEAL T RAN SFORM ER 739
12.9.1 Reflect ed Impedance 740
EX ERCI SE 1 2 .1 742

EX ERCI SE 1 2 .2 751

SOLU T I ON S 1 2 .1 755

SOLU T I ON S 1 2 .2 768

CH APT ER 1 3 FREQU EN CY RESPON SE

1 3 .1 I N T RODU CT I ON 777

1 3 .2 T RAN SFER FU N CT I ON S 777

13.2.1 Poles and Zeros 778
1 3 .3 RESON AN T CI RCU I T 7 7 8
13.3.1 Series Resonance 778
13.3.2 Parallel Resonance 784
1 3 .4 PASSI V E FI LT ERS 788
13.4.1 Low Pass Filt er 788
13.4.2 High Pass Filt er 789
13.4.3 Band Pass Filt er 790
13.4.4 Band St op Filt er 791
1 3 .5 EQU I VALEN T SERI ES AN D PARALLEL COM BI N AT I ON 792

1 3 .6 SCALI N G 793
13.6.1 Magnit ude Scaling 793
13.6.2 Frequency Scaling 793
13.6.3 Magnit ude and Frequency Scaling 794
EX ERCI SE 1 3 .1 795

EX ERCI SE 1 3 .2 804

SOLU T I ON S 1 3 .1 807

SOLU T I ON S 1 3 .2 821

CH APT ER 1 4 CI RCU I T AN ALYSI S U SI N G LAPLACE T RAN SFORM

1 4 .1 I N T RODU CT I ON 827

1 4 .2 DEFI N I T I ON OF T H E LAPLACE T RAN SFORM 827

14.2.1 Laplace Transform of Some Basic Signals 828
14.2.2 Exist ence of Laplace Transform 828
14.2.3 Poles and Zeros of Rat ional Laplace Transforms 829
1 4 .3 T H E I N V ERSE LAPLACE T RAN SFORM 829
14.3.1 Inverse Laplace Transform Using Part ial Fract ion Met hod 830
 1 4 .4 PROPERT I ES OF T H E LAPLACE T RAN SFORM 830
14.4.1 Init ial Value and Final Value T heorem 831
1 4 .5 CI RCU I T ELEM EN T S I N T H E S -DOM AI N 831
14.5.1 Resist or in t he s -domain 831
14.5.2 Induct or in t he s -domain 832
14.5.3 Capacit or in t he s -domain 833
1 4 .6 CI RCU I T AN ALYSI S I N T H E s -DOM AI N 834

1 4 .7 T H E T RAN SFER FU N CT I ON 834

14.7.1 Transfer Funct ion and St eady St at e Response 835
EX ERCI SE 1 4 .1 836

EX ERCI SE 1 4 .2 850

SOLU T I ON S 1 4 .1 853

SOLU T I ON S 1 4 .2 880

CH APT ER 1 5 T WO PORT N ET WORK

1 5 .1 I N T RODU CT I ON 887

1 5 .2 I M PEDAN CE PARAM ET ERS 887

15.2.1 Some Equivalent Networks 889
15.2.2 Input Impedance of a Terminat ed T wo-port Network in Terms of Impedance Paramet ers 889
15.2.3 T hevenin Equivalent Across Out put Port in Terms of Impedance Paramet ers 890
1 5 .3 ADM I T TAN CE PARAM ET ERS 891
15.3.1 Some Equivalent Networks 892
15.3.2 Input Admit t ance of a Terminat ed T wo-port Networks in Terms of Admit t ance Paramet ers 893
1 5 .4 H Y BRI D PARAM ET ERS 894
15.4.1 Equivalent Network 895
15.4.2 Input Impedance of a Terminat ed T wo-port Networks in Terms of Hybrid Paramet ers 895
15.4.3 Inverse Hybrid Paramet ers 896
1 5 .5 T RAN SM I SSI ON PARAM ET ERS 897
15.5.1 Input Impedance of a Terminat ed T wo-port Networks in Terms of A B C D Paramet ers 898
1 5 .6 SY M M ET RI CAL AN D RECI PROCAL N ET WORK 898

1 5 .7 RELAT I ON SH I P BET WEEN T WO-PORT PARAM ET ERS 899

1 5 .8 I N T ERCON N ECT I ON OF T WO-PORT N ET WORK S 900

15.8.1 Series Connect ion 900
15.8.2 Parallel Connect ion 901
15.8.3 Cascade Connect ion 902
EX ERCI SE 1 5 .1 904

EX ERCI SE 1 5 .2 920

SOLU T I ON S 1 5 .1 924

SOLU T I ON S 1 5 .2 955

***********
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

Page 211

CH APT ER 5 Chap 5
Circuit Theorems

CI RCU I T T H EOREM S

5 .1 I N T RODU CT I ON

In t his chapt er we st udy t he met hods of simplifying t he analysis of more

complicat ed circuit s. We shall learn some of t he circuit t heorems which are
used t o reduce a complex circuit int o a simple equivalent circuit . T his includes
T hevenin t heorem and Nort on t heorem. T hese t heorems are applicable t o

i. n
linear circuit s, so we first discuss t he concept of circuit linearity.

5 .2 LI N EARI T Y

.co
A syst em is linear if it sat isfies t he following t wo prop ert ies

ia
Homogeneity Property

od
T he homogeneity property requires t hat if t he input (excit at ion) is mult iplied
by a const ant , t hen t he out put (response) is mult iplied by t he same const ant .

.n
For a resist or, for example, Ohm’s law relat es t he input I t o t he out put V ,
V = IR

ww
If t he current is increased by a const ant k , t hen t he volt age increases
correspondingly by k , t hat is,

w
Additivity Property
kIR = kV

T he addit ivity property requires t hat t he response t o a sum of input s is t he

sum of t he responses t o each input applied separat ely. Using t he volt age-
current relat ionship of a resist or, if
V1 = I1 R (Volt age due t o current I1 )
and V2 = I 2 R (Volt age due t o current I2 )
t hen, applying current ( I1 + I2) gives
V = ( I1 + I2) R = I1 R + I2 R
= V1 + V2
T hese two propert ies defining a linear syst em can be combined int o a single
st at ement as

For any linear resist ive circuit , any out put volt age or current , denot ed by
t he variable y , is relat ed linearly t o t he independent sources(input s), i.e.,
y = a1 x1 + a2 x2 + ... + an xn
where x1, x2 .... xn are t he volt age and current values of t he independent
sources in t he circuit and a1 t hrough am are properly dimensioned const ant s.

T hus, a linear circuit is one whose out put is linearly relat ed (or direct ly

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 212 proport ional) t o it s input . For example, consider t he linear circuit shown
Chap 5 in figure 5.2.1. It is excit ed by an input volt age source Vs , and t he current
Circuit Theorems t hrough load R is t aken as out put (response).

Fig. 5.2.1 A Linear Circuit

Suppose Vs = 5 V gives I = 1 A . According t o t he linearity principle,

Vs = 10 V will give I = 2 A . Similarly, I = 4 mA must be due t o Vs = 20 mV .
Not e t hat rat io Vs / I remains const ant , since t he syst em is linear.
N OT E :
We know t hat t he relat ionship between power and volt age (or current ) is not linear.

i. n
T herefore, linearity does not applicable t o power calculat ions..

o
5 .3 SU PERPOSI T I ON

.c
T he number of circuit s required t o solve a network. using superposit ion

a
t heorem is equal t o t he number of independent sources present in t he
network. It st at es t hat
i
o d
In any linear circuit cont aining mult iple independent sources t he t ot al

. n
current t hrough or volt age across an element can be det ermined by
algebraically adding t he volt age or current due t o each independent source

w w
act ing alone wit h all ot her independent sources set t o zero.

An independent volt age source is set t o zero by replacing it wit h a 0

w V source(short circuit ) and an independent current source is set t o zero by

replacing it wit h 0 A source(an open circuit ). T he following met hodology
illust rat es t he procedure of applying superposit ion t o a given circuit

M E T H O D O L O G Y
1. Consider one independent source (eit her volt age or current ) at a t ime,
short circuit all ot her volt age sources and open circuit all ot her current
sources.
2. Dependent sources can not be set t o zero as t hey are cont rolled by
ot her circuit paramet ers.
3. Calculat e t he current or volt age due t o t he single source using any
met hod (KCL, KVL, nodal or mesh analysis).
4. Repeat t he above st eps for each source.
5. Algebraically add t he result s obt ained by each source t o get t he t ot al
response.

N OT E :
Superposit ion t heorem can not be applied t o power calculat ions since power is not a linear
quant ity.

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

5 .4 SOU RCE T RAN SFORM AT I ON Page 213
Chap 5
Circuit Theorems
It st at es t hat an independent volt age source Vs in series wit h a resist ance
R is equivalent t o an independent current source Is = Vs / R , in parallel wit h
a resist ance R .
or
An independent current source Is in parallel wit h a resist ance R is equivalent
t o an independent volt age source Vs = Is R , in series wit h a resist ance R .

Figure 5.4.1 shows t he source t ransformat ion of an independent source.

T he following point s are t o be not ed while applying source t ransformat ion.

i. n
.co
Fig. 5.4.1 Source Transformat ion of Independent Source

a
1. Not e t hat head of t he current source arrow corresponds t o t he + ve

i
t erminal of t he volt age source. T he following figure illust rat es t his

d
no
w.
ww
Fig. 5.4.2 Source Transformat ion of Independent Source

2. Source conversion are equivalent at t heir ext ernal t erminals only i.e. t he
volt age-current relat ionship at t heir ext ernal t erminals remains same.
T he two circuit s in figure 5.4.3a and 5.4.3b are equivalent , provided
t hey have t he same volt age-current relat ion at t erminals a -b

Fig. 5.4.3 An example of source t ransformat ion (a) Circuit wit h a volt age source (b)
Equivalent circuit when t he volt age source is t ransformed int o current sources

3. Source t ransformat ion is not applicable t o ideal volt age sources as

R s = 0 for an ideal volt age source. So, equivalent current source value
Is = Vs / R " 3 . Similarly it is not applicable t o ideal current source

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 214 because for an ideal current source R s = 3 , so equivalent volt age source
Chap 5 value will not be finit e.
Circuit Theorems

5.4.1 Source Transformation For Dependent Source

Source t ransformat ion is also applicable t o dependent source in t he same
manner as for independent sources. It st at es t hat

An dependent volt age source Vx in series wit h a resist ance R is equivalent

t o a dependent current source Ix = Vx / R , in parallel wit h a resist ance R ,
keeping t he cont rolling volt age or current unaffect ed.
or,
A dependent current source Ix in parallel wit h a resist ance R is equivalent
t o an dependent volt age source Vx = Ix R , in series wit h a resist ance R ,
keeping t he cont rolling volt age or current unaffect ed.

Figure 5.4.4 shows t he source t ransformat ion of an dependent source.

i. n
.c o
i a
d
Fig. 5.4.4 Source Transformat ion of Dependent Sources

o
5 .5
. n
T H EV EN I N ’S T H EOREM

w w
It st at es t hat any network composed of ideal volt age and current sources,

w and of linear resist ors, may be represent ed by an equivalent circuit consist ing
of an ideal volt age source, VT h , in series wit h an equivalent resist ance, RT h
as illust rat ed in t he figure 5.5.1.

Fig. 5.5.1 Illust rat ion of T hevenin T heorem

where VT h is called T hevenin’s equivalent volt age or simply T hevenin volt age
and RT h is called T hevenin’s equivalent resist ance or simply T hevenin
resist ance.
T he met hods of obt aining T hevenin equivalent volt age and resist ance
are given in t he following sect ions.

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

5.5.1 Thevenin’s Voltage Page 215
Chap 5
T he equivalent T hevenin volt age _VT h i is equal t o t he open-circuit volt age Circuit Theorems

present at t he load t erminals (wit h t he load removed). T herefore, it is also

denot ed by Voc

Fig. 5.5.2 Equivalence of Open circuit and T hevenin Volt age

Figure 5.5.2 illust rat es t hat t he open-circuit volt age, Voc , and t he

i. n
T hevenin volt age, VT h , must be t he same because in t he circuit consist ing of
VT h and RT h , t he volt age Voc must equal VT h , since no current flows t hrough RT h

o
and t herefore t he volt age across RT h is zero. Kirchhoff’s volt age law confirms

c
t hat

ia.
VT h = RT h (0) + Voc = Voc
T he procedure of obt aining T hevenin volt age is given in t he following

d
met hodology.

no
M E T H O D O L O G Y 1

w.
1. Remove t he load i.e open circuit t he load t erminals.
2. Define t he open-circuit volt age Voc across t he open load t erminals.

w
3. Apply any preferred met hod (KCL, KVL, nodal analysis, mesh analysis
et c.) t o solve for Voc .

w
4. T he T hevenin volt age is VT h = Voc .

N OT E :
Not e t hat t his met hodology is applicable wit h t he circuit s cont aining bot h t he dependent
and independent source.
If a circuit cont ains dependent sources only, i.e. t here is no independent
source present in t he network t hen it s open circuit volt age or T hevenin
volt age will simply be zero.
N OT E :
For t he T hevenin volt age we may use t he t erms T hevenin volt age or open circuit volt age
int erchangeably.

5.5.2 Thevenin’s Resistance

T hevenin resist ance is t he input or equivalent resist ance at t he open circuit

t erminals a, b when all independent sources are set t o zero(volt age sources
replaced by short circuit s and current sources replaced by open circuit s).

We consider t he following cases where T hevenin resist ance RT h is t o be

det ermined.

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 216 Case 1: Circuit With Independent Sources only

Chap 5
If t he network has no dependent sources, we t urn off all independent sources.
Circuit Theorems
RT h is t he input resist ance or equivalent resist ance of t he network looking
between t erminals a and b , as shown in figure 5.5.3.

Fig 5.5.3 Circuit for Obt aining R T h

Case 2: Circuit With Both Dependent and Independent Sources

Different met hods can be used t o det ermine T hevenin equivalent resist ance
of a circuit cont aining dependent sources. We may follow t he given two

i. n
met hodologies. Bot h t he met hods are also applicable t o circuit wit h
independent sources only(case 1).
Using Test Source

.c o
a
M E T H O D O L O G Y 2

d i
1. Set all independent sources t o zero(Short circuit independent volt age
source and open circuit independent current source).

n o
2. Remove t he load, and put a t est source Vtest across it s t erminals. Let
t he current t hrough t est source is Itest . Alt ernat ively, we can put a t est

w.
source Itest across load t erminals and assume t he volt age across it is Vtest
. Eit her met hod would give same result .

w w
3. T hevenin resist ance is given by RT h = Vtest / Itest .

N OT E :
We may use Vtest = 1 V or I test = 1 A .

Using Short Circuit Current

open circuit volt age Voc
RT h = =
short circuit current Isc

M E T H O D O L O G Y 3
1. Connect a short circuit between t erminal a and b .
2. Be careful, do not set independent sources zero in t his met hod because
we have t o find short circuit current .
3. Now, obt ain t he short circuit current Isc t hrough t erminals a , b .
4. T hevenin resist ance is given as RT h = Voc / Isc where Voc is open circuit
volt age or T hevenin volt age across t erminal a, b which can be obt ained
by same met hod given previously.

5.5.3 Circuit Analysis Using Thevenin Equivalent

T hevenin’s t heorem is very import ant in circuit analysis. It simplifies a

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

circuit . A large circuit may be replaced by a single independent volt age Page 217
source and a single resist or. T he equivalent network behaves t he same way Chap 5
ext ernally as t he original circuit . Consider a linear circuit t erminat ed by Circuit Theorems
a load R L , as shown in figure 5.5.5. T he current IL t hrough t he load and
t he volt age VL across t he load are easily det ermined once t he T hevenin
equivalent of t he circuit at t he load’s t erminals is obt ained.

Fig. 5.5.5 A Circuit wit h a Load and it s Equivalent T hevenin Circuit

Current t hrough t he load R L

i. n
IL = VT h
RT h + R L

o
Volt age across t he load R L

c
VL = R L I L = RL

.
V
RT h + R L T h

5 .6
ia
N ORTON ’S T H EOREM

od
Any network composed of ideal volt age and current sources, and of linear

.n
resist ors, may be represent ed by an equivalent circuit consist ing of an
ideal current source, IN , in parallel wit h an equivalent resist ance, R N as

w
illust rat ed in figure 5.6.1.

w
w

Fig. 5.6.1 Illust rat ion of Nort on T heorem

where IN is called Nort on’s equivalent current or simply Nort on current

and R N is called Nort on’s equivalent resist ance. T he met hods of obt aining
Nort on equivalent current and resist ance are given in t he following sect ions.

5.6.1 Norton’s Current

T he Nort on equivalent current is equal t o t he short -circuit current t hat

would flow when t he load replaced by a short circuit . T herefore, it is also
called short circuit current Isc .

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 218
Chap 5
Circuit Theorems

Fig 5.6.2 Equivalence of Short Circuit Current and Nort on Current

Figure 5.6.2 illust rat es t hat if we replace t he load by a short circuit , t hen
current flowing t hrough t his short circuit will be same as Nort on current IN
IN = Isc
T he procedure of obt aining Nort on current is given in t he following
met hodology. Not e t hat t his met hodology is applicable wit h t he circuit s
cont aining bot h t he dependent and independent source.

M E T H O D O L O G Y
1. Replace t he load wit h a short circuit .
2.
3. i. n
Define t he short circuit current , Isc , t hrough load t erminal.
Obt ain Isc using any met hod (KCL, KVL, nodal analysis, loop analysis).
4. T he Nort on current is IN = Isc .

.c o
i a
If a circuit cont ains dependent sources only, i.e. t here is no independent

d
source present in t he network t hen t he short circuit current or Nort on
current will simply be zero.

n o
5.6.2
.
Norton’s Resistance

w
Nort on resist ance is t he input or equivalent resist ance seen at t he load

w w
t erminals when all independent sources are set t o zero(volt age sources
replaced by short circuit s and current sources replaced by open circuit s)
i.e. Nort on resist ance is same as T hevenin’s resist ance
R N = RT h

So, we can obt ain Nort on resist ance using same met hodologies as for
T hevenin resist ance. Dependent and independent sources are t reat ed t he
same way as in T hevenin’s t heorem.
N OT E :
For t he Nort on current we may use t he t erm Nort on current or short circuit current
int erchangeably.

5.6.3 Circuit Analysis Using Norton’s Equivalent

As discussed for T hevenin’s t heorem, Nort on equivalent is also useful in
circuit analysis. It simplifies a circuit . Consider a linear circuit t erminat ed
by a load R L , as shown in figure 5.6.4. T he current I L t hrough t he load
and t he volt age V L across t he load are easily det ermined once t he Nort on
equivalent of t he circuit at t he load’s t erminals is obt ained,

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

Page 219
Chap 5
Circuit Theorems

Fig. 5.6.4 A circuit wit h a Load and it s Equivalent Nort on Circuit

Current t hrough load R L is,

IL = R N IN
RL + RL
Volt age across load R L is,
VL = R L IL = R L R N IN
RT h + R L

i. n
5 .7 T RAN SFORM AT I ON BET WEEN T H EV EN I N & N ORTON ’S EQU I VALEN T
CI RCU I T S

co
From source t ransformat ion it is easy t o find Nort on’s and T hevenin’s
equivalent circuit from one form t o anot her as following

.
ia
od
.n
ww
Fig. 5.7.1 Source Transformat ion of T hevenin and Nort on Equivalent s

5 .8
w
M AX I M U M POWER T RAN SFER T H EOREM

Maximum power t ransfer t heorem st at es t hat a load resist ance R L will

receive maximum power from a circuit when t he load resist ance is equal t o
T hevenin’s/ Nort on’s resist ance seen at load t erminals.
i.e. R L = RT h , (For maximum power t ransfer)

In ot her words a network delivers maximum power t o a load resist ance R L

when R L is equal t o T hevenin equivalent resist ance of t he network.
PROOF :
Consider t he T hevenin equivalent circuit of figure 5.8.1 wit h T hevenin
volt age VT h and T hevenin resist ance RT h .

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 220 Fiig. 5.8.1 A Circuit Used for Maximum Power Transfer
Chap 5
Circuit Theorems We assume t hat we can adjust t he load resist ance R L . T he power
absorbed by t he load, PL , is given by t he expression
PL = I L2 R L (5.8.1)
and t hat t he load current is given as,
IL = VT h (5.8.2)
R L + RT h
Subst it ut ing IL from equat ion (5.8.2) int o equat ion (5.8.1)
PL = V T2h RL (5.8.3)
( R L + RT h ) 2
To find t he value of R L t hat maximizes t he expression for PL (assuming t hat
VT h and RT h are fixed), we writ e
dPL = 0
dR L
Comput ing t he derivat ive, we obt ain t he following expression :

dPL = V T h ( R L + RT h ) 2 - 2V T h R L ( R L + RT h )
2 2

dR L ( R L + RT h ) 4

i. n
which leads t o t he expression
( R L + R T h ) 2 - 2R L ( R L + R T h ) = 0
or R L = RT h

.c o
T hus, in order t o t ransfer maximum power t o a load, t he equivalent
source and load resist ances must be mat ched, t hat is, equal t o each ot her.
R L = RT h
i a
o
int o equat ion (5.8.3) d
T he maximum power t ransferred is obt ained by subst it ut ing R L = RT h

.
Pmax =
n V T2h RT h = V T2h
( RT h + RT h ) 2 4RT h
(5.8.4)

w
or,w 2
Pmax = V T h
4R L

w
If the Load resistance R L is fixed :
Now consider a problem where t he load resist ance R L is fixed and T hevenin
resist ance or source resist ance R s is being varied, t hen
PL = V T2h RL
( R L + R s) 2
To obt ain maximum PL denominat or should be minimum or R s = 0 . T his
can be solved by different iat ing t he expression for t he load power, PL , wit h
respect t o R s inst ead of R L .
T he st ep-by-st ep met hodology t o solve problems based on maximum
power t ransfer is given as following :

M E T H O D O L O G Y
1. Remove t he load R L and find t he T hevenin equivalent volt age VT h and
resist ance RT h for t he remainder of t he circuit .
2. Select R L = RT h , for maximum power t ransfer.
3. T he maximum average power t ransfer can be calculat ed using
Pmax = V T2h / 4RT h .

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

5 .9 RECI PROCI T Y T H EOREM Page 221
Chap 5
T he reciprocity t heorem is a t heorem which can only be used wit h single
Circuit Theorems
source circuit s (eit her volt age or current source). T he t heorem st at es t he
following

5.9.1 Circuit With a Voltage Source

In any linear bilat eral network, if a single volt age source Va in branch a
produces a current Ib in anot her branch b , t hen if t he volt age source Va is
removed(i.e. short circuit ed) and insert ed in branch b , it will produce a
current Ib in branch a .

In ot her words, it st at es t hat t he rat io of response(out put ) t o excit at ion(input )

remains const ant if t he posit ions of out put and input are int erchanged in
a reciprocal network. Consider t he network shown in figure 5.9.1a and b.
Using reciprocity t heorem we my writ e
V1 = V2 (5.9.1)

i. n
I1 I2

.co
ia
od
.n
w
Fig. 5.9.1 Illust rat ion of Reciprocity T heorem for a Volt age Source

w
w
When applying t he reciprocity t heorem for a volt age source, t he following
st eps must be followed:
1. T he volt age source is replaced by a short circuit in t he original
locat ion.
2. T he polarity of t he volt age source in t he new locat ion have t he same
correspondence wit h branch current , in each posit ion, ot herwise a -
ve sign appears in t he expression (5.9.1).
T his can be explained in a bet t er way t hrough following example.

5.9.2 Circuit With a Current Source

In any linear bilat eral network, if a single current source Ia in branch a
produces a volt age Vb in anot her branch b , t hen if t he current source Ia is
removed(i.e. open circuit ed) and insert ed in branch b , it will produce a
volt age Vb in open-circuit ed branch a .

Fig. 5.9.2 Illust rat ion of Reciprocity T heorem for a Current Source

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 222 Again, t he rat io of volt age and current remains const ant . Consider t he
Chap 5 network shown in figure 5.9.2a and 5.9.2b. Using reciprocity t heorem we my
Circuit Theorems writ e
V1 = V2 (5.9.2)
I1 I2
When applying t he reciprocity t heorem for a current source, t he following
condit ions must be met :
1. T he current source is replaced by an open circuit in t he original
locat ion.
2. T he direct ion of t he current source in t he new locat ion have t he same
correspondence wit h volt age polarity, in each posit ion, ot herwise a -
ve sign appears in t he expression (5.9.2).

5 .1 0 SU BST I T U T I ON T H EOREM

If t he volt age across and t he current t hrough any branch of a dc bilat eral
network are known, t his branch can be replaced by any combinat ion of

i. n
element s t hat will maint ain t he same volt age across and current t hrough
t he chosen branch.

o
For example consider t he circuit of figure 5.10.1 .

.c
i a
o d
. n
w w
Fig 5.10.1 A Circuit having Volt age Vab = 6 V and Current I = 1 A in Branch ab

w T he volt age Vab and t he current I in t he circuit are given as

Vab = c 6 m 10 = 6 V
6+4

I = 10 = 1 A
6+4
T he 6 W resist or in branch a -b may be replaced wit h any combinat ion
of component s, provided t hat t he t erminal volt age and current must be t he
same.
We see t hat t he branches of figure 5.10.2a-e are each equivalent t o t he
original branch between t erminals a and b of t he circuit in figure 5.10.1.

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

Fig. 5.10.2 Equivalent Circuit s for Branch ab Page 223
Chap 5
Also consider t hat t he response of t he remainder of t he circuit of figure Circuit Theorems
5.10.1 is unchanged by subst it ut ing any one of t he equivalent branches.

5 .1 1 M I LLM AN ’S T H EOREM

Millman’s t heorem is used t o reduce a circuit t hat cont ains several branches
in parallel where each branch has a volt age source in series wit h a resist or
as shown in figure 5.11.1.

i. n
Fig. 5.11.1 Illust rat ion of Millman’s T heorem

Mat hemat ically

.co
Veq = V1 G1 + V2 G2 + V3 G 3 + V4 G 4 + . . . + Vn Gn
G1 + G 2 + G 3 + G 4 + . . . + G n

ia R eq = 1 = 1

od
where conduct ances
Geq G1 + G2 + G 3 + ... + Gn

.n G1 = 1 , G 2 = 1 , G 3 = 1 , G 4 = 1 , f G n = 1
R1 R2 R3 R4 Rn

w
In t erms of resist ances
V1 / R 1 + V2 / R 2 + V3 / R 3 + V4 / R 4 + . . . + Vn R n

w
Veq =
1/ R 1 + 1 / R 2 + 1 / R 3 + 1/ R 4 + . . . + 1 / R n

5 .1 2
w
T ELLEGEN ’S T H EOREM
R eq = 1 = 1
Geq 1/ R 1 + 1/ R 2 + 1/ R 3 + ... + 1/ R n

Tellegen’s t heorem st at es t hat t he sum of t he power dissipat ions in a lumped

network at any inst ant is always zero. T his is support ed by Kirchhoff’s
volt age and current laws. Tellegen’s t heorem is valid for any lumped network
which may be linear or non-linear, passive or act ive, t ime-varying or t ime-
invariant .
For a network wit h n branches, t he power summat ion equat ion is,
k=n
/V I k k =0
k=1

One applicat ion of Tellegen’s t heorem is checking t he quant it ies obt ained
when a circuit is analyzed. If t he individual branch power dissipat ions do
not add up t o zero, t hen some of t he calculat ed quant it ies are incorrect .

***********

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 224
Chap 5 EX ERCI SE 5 .1
Circuit Theorems

M CQ 5 .1 .1 T he linear network in t he figure cont ains resist ors and dependent sources
only. When V s = 10 V , t he power supplied by t he volt age source is 40 W.
What will be t he power supplied by t he source if V s = 5 V ?

(A) 20 W
(B) 10 W

i. n
(C) 40 W
(D) can not be det ermined
M CQ 5 .1 .2

.c o
In t he circuit below, it is given t hat when V s = 20 V , I L = 200 mA . What
values of I L and V s will be required such t hat power absorbed by R L is
2.5 W ?

i a
o d
. n
w
(A)w 1 A , 2.5 V

w (B)
(C)
(D)
0.5 A, 2 V
0.5 A, 50 V
2 A, 1.25 V
M CQ 5 .1 .3 For t he circuit shown in figure below, some measurement s are made and
list ed in t he t able.

Which of t he following equat ion is t rue for I L ?

(A) I L = 0.6V s + 0.4I s
(B) I L = 0.2V s - 0.3I s
(C) I L = 0.2V s + 0.3I s
(D) I L = 0.4V s - 0.6I s

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

M CQ 5 .1 .4 In t he circuit below, t he volt age drop across t he resist ance R 2 will be equal Page 225
to Chap 5
Circuit Theorems

(A) 46 volt (B) 38 volt

(C) 22 volt (D) 14 volt
M CQ 5 .1 .5 In t he circuit below, current I = I 1 + I 2 + I 3 , where I 1 , I 2 and I 3 are current s
due t o 60 A, 30 A and 30 V sources act ing alone. T he values of I 1 , I 2 and I 3
are respect ively

i. n
.co
ia
od
(A) 8 A, 8 A, - 4 A
(C) 4 A, 4 A, - 1 A
(B) 12 A, 12 A, - 5 A
(D) 2 A, 2 A, - 4 A
M CQ 5 .1 .6

.n
In t he circuit below, current I is equal t o sum of two current s I 1 and I 2 .
What are t he values of I 1 and I 2 ?

ww
w
(A) 6 A, 1 A (B) 9 A, 6 A
(C) 3 A, 1 A (D) 3 A, 4 A
M CQ 5 .1 .7 A network consist s only of independent current sources and resist ors. If t he
values of all t he current sources are doubled, t hen values of node volt ages
(A) remains same
(B) will be doubled
(C) will be halved
(D) changes in some ot her way.
M CQ 5 .1 .8 Consider a network which consist s of resist ors and volt age sources only. If
t he values of all t he volt age sources are doubled, t hen t he values of mesh
current will be
(A) doubled (B) same
(C) halved (D) none of t hese

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 226 M CQ 5 .1 .9 T he value of current I in t he circuit below is equal t o

Chap 5
Circuit Theorems

(A) 72 A (B) 1 A
(C) 2 A (D) 4 A

M CQ 5 .1 .1 0 In t he circuit below, t he 12 V source

i. n
(A)
(B)
absorbs 36 W
delivers 4 W

.c o
a
(C) absorbs 100 W
(D) delivers 36 W

d i
M CQ 5 .1 .1 1

n o
Which of t he following circuit s is equivalent t o t he circuit shown below ?

w.
w w

M CQ 5 .1 .1 2 Consider a dependent current source shown in figure below.

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

T he source t ransformat ion of above is given by Page 227
Chap 5
Circuit Theorems

M CQ 5 .1 .1 3 Consider a circuit shown in t he figure

i. n
.co
ia
od
n
Which of t he following circuit is equivalent t o t he above circuit ?

w.
ww

M CQ 5 .1 .1 4 For t he circuit shown in t he figure t he T hevenin volt age and resist ance seen
from t he t erminal a -b are respect ively

(A) 34 V, 0 W
(B) 20 V , 24 W
(C) 14 V, 0 W
(D) - 14 V , 24 W

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 228 M CQ 5 .1 .1 5 In t he following circuit , T hevenin volt age and resist ance across t erminal a
Chap 5 and b respect ively are
Circuit Theorems

(A) 10 V, 18 W (B) 2 V, 18 W
(C) 10 V, 18.67 W (D) 2 V, 18.67 W
M CQ 5 .1 .1 6 T he value of R T h and VT h such t hat t he circuit of figure (B) is t he T hevenin
equivalent circuit of t he circuit shown in figure (A), will be equal t o

i. n
(A) R T h = 6 W , VT h = 4 V
.c o
(B)
i
R T h = 6 W , VT h = 28 V
a
(C)
(D)
o d
R T h = 2 W , VT h = 24 V
R T h = 10 W , VT h = 14 V
M CQ 5 .1 .1 7

. n
What values of R T h and VT h will cause t he circuit of figure (B) t o be t he

w
equivalent circuit of figure (A) ?

w
w
(A) 2.4 W, - 24 V (B) 3 W, 16 V
(C) 10 W, 24 V (D) 10 W, - 24 V

Common Data For Q. 18 and 19 :

Consider t he two circuit s shown in figure (A) and figure (B) below

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

M CQ 5 .1 .1 8 T he value of T hevenin volt age across t erminals a -b of figure (A) and figure Page 229
(B) respect ively are Chap 5
(A) 30 V, 36 V (B) 28 V, - 12 V Circuit Theorems

(C) 18 V, 12 V (D) 30 V, - 12 V
M CQ 5 .1 .1 9 T he value of T hevenin resist ance across t erminals a -b of figure (A) and
figure (B) respect ively are
(A) zero, 3 W (B) 9 W, 16 W
(C) 2 W, 3 W (D) zero, 16 W
M CQ 5 .1 .2 0 For a network having resist ors and independent sources, it is desired t o
obt ain T hevenin equivalent across t he load which is in parallel wit h an ideal
current source. T hen which of t he following st at ement is t rue ?
(A) T he T hevenin equivalent circuit is simply t hat of a volt age source.
(B) T he T hevenin equivalent circuit consist s of a volt age source and a series
resist or.
(C) T he T hevenin equivalent circuit does not exist but t he Nort on equivalent
does exist .

i. n
(D) None of t hese
M CQ 5 .1 .2 1

.co
T he T hevenin equivalent circuit of a network consist s only of a resist or
(T hevenin volt age is zero). T hen which of t he following element s might be
cont ained in t he network ?

ia
(A) resist or and independent sources

od
(B) resist or only
(C) resist or and dependent sources

.n
(D) resist or, independent sources and dependent sources.
M CQ 5 .1 .2 2

w
For t he circuit shown in t he figure, t he T hevenin’s volt age and resist ance
looking int o a -b are

w
w
(A) 2 V, 3 W (B) 2 V, 2 W
(C) 6 V, - 9 W (D) 6 V, - 3 W
M CQ 5 .1 .2 3 For t he following circuit , values of volt age V for different values of R are
given in t he t able.

T he T hevenin volt age and resist ance of t he unknown circuit are respect ively.
(A) 14 V, 4 W
(B) 4 V, 1 W
(C) 14 V, 6 W
(D) 10 V, 2 W

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 230 M CQ 5 .1 .2 4 In t he circuit shown below, t he Nort on equivalent current and resist ance
Chap 5 wit h respect t o t erminal a -b is
Circuit Theorems

(A) 176 A , 0 W
(B) 2 A, 24 W
(C) - 76 A , 24 W
(D) - 2 A , 24 W
M CQ 5 .1 .2 5 T he Nort on equivalent circuit for t he circuit shown in figure is given by

i. n
.c o
i a
o d
. n
w w
w
M CQ 5 .1 .2 6 What are t he values of equivalent Nort on current source ( I N ) and equivalent
resist ance ( R N ) across t he load t erminal of t he circuit shown in figure ?

IN RN
(A) 10 A 2W
(B) 10 A 9W
(C) 3.33 A 9W
(D) 6.66 A 2W
M CQ 5 .1 .2 7 For a network consist ing of resist ors and independent sources only, it is
desired t o obt ain T hevenin’s or Nort on’s equivalent across a load which is in
parallel wit h an ideal volt age sources.
Consider t he following st at ement s :

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

1. T hevenin equivalent circuit across t his t erminal does not exist . Page 231
2. T he T hevenin equivalent circuit exist s and it is simply t hat of a volt age Chap 5
source. Circuit Theorems

3. T he Nort on equivalent circuit for t his t erminal does not exist .

Which of t he above st at ement s is/ are t rue ?
(A) 1 and 3 (B) 1 only
(C) 2 and 3 (D) 3 only
M CQ 5 .1 .2 8 For a network consist ing of resist ors and independent sources only, it is
desired t o obt ain T hevenin’s or Nort on’s equivalent across a load which is in
series wit h an ideal current sources.
Consider t he following st at ement s
1. Nort on equivalent across t his t erminal is not feasible.
2. Nort on equivalent circuit exist s and it is simply t hat of a current source
only.
3. T hevenin’s equivalent circuit across t his t erminal is not feasible.
Which of t he above st at ement s is/ are correct ?
(A) 1 and 3
i. n
o
(B) 2 and 3
(C) 1 only
(D) 3 only

a.c
M CQ 5 .1 .2 9

di
T he Nort on equivalent circuit of t he given network wit h respect t o t he
t erminal a -b, is

no
w.
ww

M CQ 5 .1 .3 0 In t he circuit below, if R L is fixed and R s is variable t hen for what value of

R s power dissipat ed in R L will be maximum ?

(A) R S = R L (B) R S = 0
(C) R S = R L / 2 (D) R S = 2R L

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 232 M CQ 5 .1 .3 1 In t he circuit shown below t he maximum power t ransferred t o R L is Pmax ,

Chap 5 t hen
Circuit Theorems

(A) R L = 12 W , Pmax = 12 W
(B) R L = 3 W , Pmax = 96 W
(C) R L = 3 W , Pmax = 48 W
(D) R L = 12 W , Pmax = 24 W
M CQ 5 .1 .3 2 In t he circuit shown in figure (A) if current I 1 = 2 A , t hen current I 2 and I 3
in figure (B) and figure (C) respect ively are

i. n
.c o
i a
o d
. n
w w
w
(A) 2 A, 2 A
(B) -2 A, 2 A
(C) 2 A, - 2 A
(D) -2 A, -2 A
M CQ 5 .1 .3 3 In t he circuit of figure (A), if I 1 = 20 mA , t hen what is t he value of current
I 2 in t he circuit of figure (B) ?

(A) 40 mA
(B) - 20 mA
(C) 20 mA
(D) R 1 , R 2 and R 3 must be known

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

M CQ 5 .1 .3 4 If V 1 = 2 V in t he circuit of figure (A), t hen what is t he value of V 2 in t he Page 233
circuit of figure (B) ? Chap 5
Circuit Theorems

(A) 2 V (B) - 2 V
(C) 4 V (D) R 1 , R 2 and R 3 must be known
M CQ 5 .1 .3 5 T he value of current I in t he circuit below is equal t o

i. n
(A)100 mA
(C) 233.34 mA
.co (B) 10 mA
(D) none of t hese
M CQ 5 .1 .3 6
ia
A simple equivalent circuit of t he two-t erminal network shown in figure is

od
.n
ww
w

M CQ 5 .1 .3 7 If V = A V 1 + BV 2 + CI 3 in t he following circuit , t hen values of A , B and C

respect ively are

(A) 23 , 23 , 13 (B) 13 , 13 , 1003

(C) 12 , 12 , 13 (D) 13 , 23 , 1003

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 234 M CQ 5 .1 .3 8 For t he linear network shown below, V -I charact erist ic is also given in t he
Chap 5 figure. T he value of Nort on equivalent current and resist ance respect ively
Circuit Theorems are

(A) 3 A, 2 W (B) 6 W, 2 W
(C) 6 A, 0.5 W (D) 3 A, 0.5 W
M CQ 5 .1 .3 9 In t he following circuit a network and it s T hevenin and Nort on equivalent
are given.

i. n
T he value of t he paramet er are
.c o
VT h

i
RT h
a IN RN
(A)
(B)
4V
4V
o d
2W
2W
2A
2A
2W
3W
(C)
(D)
.
8V
8V n 1.2 W
5W
30

8
3 A
A
1.2 W
5W

w
5

w
M CQ 5 .1 .4 0 For t he following circuit t he value of equivalent Nort on current I N and
resist ance R N are

w
(A) 2 A, 20 W (B) 2 A, - 20 W
(C) 0 A, 20 W (D) 0 A, - 20 W
M CQ 5 .1 .4 1 Consider t he following circuit s shown below

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

T he relat ion between I a and I b is Page 235
(A) I b = I a + 6 Chap 5
(B) I b = I a + 2 Circuit Theorems

(C) I b = 1.5I a
(D) I b = I a

Common Data For Q. 42 and 43 :

In t he following circuit , some measurement s were made at t he t erminals a ,
b and given in t he t able below.

M CQ 5 .1 .4 2 T he T hevenin equivalent of t he unknown network across t erminal a -b is

i. n
(A) 3 W, 14 V (B) 5 W, 16 V
(C) 16 W, 38 V (D) 10 W, 26 V
M CQ 5 .1 .4 3

(A) 22 W
.co
T he value of R t hat will cause I t o be 1 A, is
(B) 16 W
(C) 8 W
ia (D) 11 W
M CQ 5 .1 .4 4

od
In t he circuit shown in fig (A) if current I 1 = 2.5 A t hen current I 2 and I 3 in
fig (B) and (C) respect ively are

.n
ww
w

(A) 5 A, 10 A (B) - 5 A , 10 A
(C) 5 A, - 10 A (D) - 5 A , - 10 A
M CQ 5 .1 .4 5 T he V -I relat ion of t he unknown element X in t he given network is
V = A I + B . T he value of A (in ohm) and B (in volt ) respect ively are

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 236
Chap 5
Circuit Theorems

(A) 2, 20 (B) 2, 8
(C) 0.5, 4 (D) 0.5, 16
M CQ 5 .1 .4 6 For t he following network t he V -I curve wit h respect t o t erminals a -b, is
given by

i. n
.c o
i a
o d
. n
w w
w

M CQ 5 .1 .4 7 A network N feeds a resist ance R as shown in circuit below. Let t he power

consumed by R be P . If an ident ical network is added as shown in figure,
t he power consumed by R will be

(A) equal t o P (B) less t han P

(C) between P and 4P (D) more t han 4P

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

M CQ 5 .1 .4 8 A cert ain network consist s of a large number of ideal linear resist ors, one of Page 237
which is R and two const ant ideal source. T he power consumed by R is P1 Chap 5
when only t he first source is act ive, and P2 when only t he second source is Circuit Theorems
act ive. If bot h sources are act ive simult aneously, t hen t he power consumed
by R is
(A) P1 ! P2 (B) P1 ! P2
(C) ( P1 ! P2 ) 2 (D) ( P1 ! P2) 2
M CQ 5 .1 .4 9 If t he 60 W resist ance in t he circuit of figure (A) is t o be replaced wit h a
current source I s and 240 W shunt resist or as shown in figure (B), t hen
magnit ude and direct ion of required current source would be

(A)
i. n
200 mA, upward
(B)
(C)
.co
150 mA, downward
50 mA, downward
(D)
a
150 mA, upward

i
M CQ 5 .1 .5 0

od
T he T hevenin’s equivalent of t he circuit shown in t he figure is

.n
ww
(A)
w
4 V, 48 W
(B) 24 V, 12 W
(C) 24 V, 24 W
(D) 12 V, 12 W

M CQ 5 .1 .5 1 T he volt age V L across t he load resist ance in t he figure is given by

VL = V b R L l
R + RL
V and R will be equal t o

(A) - 10 V , 2 W (B) 10 V, 2 W
(C) - 10 V , - 2 W (D) none of t hese

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 238 M CQ 5 .1 .5 2 In t he circuit given below, viewed from a -b, t he circuit can be reduced t o an
Chap 5 equivalent circuit as
Circuit Theorems

(A) 10 volt source in series wit h 2 kW resist or

(B) 1250 W resist or only
(C) 20 V source in series wit h 1333.34 W resist or
(D) 800 W resist or only
M CQ 5 .1 .5 3 T he V -I equat ion for t he network shown in figure, is given by

i. n
(A) 7V = 200I + 54
.c o (B) V = 100I + 36
(C) V = 200I + 54
i a (D) V = 50I + 54
M CQ 5 .1 .5 4

o d
In t he following circuit t he value of open circuit volt age and T hevenin
resist ance at t erminals a, b are

. n
w w
w
(A) V oc = 100 V , R T h = 1800 W
(B) V oc = 0 V , R T h = 270 W
(C) V oc = 100 V , R T h = 90 W
(D) V oc = 0 V , R T h = 90 W

***********

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

EX ERCI SE 5 .2 Page 239

Chap 5
Circuit Theorems

QU ES 5 .2 .1 In t he given network, if V s = V 0 , I = 1 A . If V s = 2V 0 t hen what is t he value

of I 1 (in Amp) ?

QU ES 5 .2 .2 In t he given network, if I s = I 0 t hen V = 1 volt . What is t he value of I 1 (in

Amp) if I s = 2I 0 ?

i. n
.co
ia
d
QU ES 5 .2 .3 In t he circuit below, t he volt age V across t he 40 W resist or would be equal

o
t o _ _ _ _ Volt s.

.n
ww
QU ES 5 .2 .4
w
T he value of current I flowing t hrough 2 W resist ance in t he given circuit ,
equals t o _ _ _ _ Amp.

QU ES 5 .2 .5 In t he given circuit , t he value of current I will be _ _ _ _ _ Amps.

QU ES 5 .2 .6 What is t he value of current I in t he given network (in Amp) ?

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 240
Chap 5
Circuit Theorems

QU ES 5 .2 .7 In t he given network if V 1 = V 2 = 0 , t hen what is t he value of V o (in volt s) ?

i. n
QU ES 5 .2 .8 What is t he value of current I in t he circuit shown below (in Amp) ?

.c o
i a
QU ES 5 .2 .9
o d
How much power is being dissipat ed by t he 4 kW resist or in t he network (in

.
mW) ?
n
w w
w
QU ES 5 .2 .1 0 T hevenin equivalent resist ance R T h between t he nodes a and b in t he
following circuit is _ _ _ _ W .

Common Data For Q. 11 and 12 :

Consider t he circuit shown in t he figure.

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

Page 241
Chap 5
Circuit Theorems

QU ES 5 .2 .1 1 T he equivalent T hevenin volt age across t erminal a -b is_ _ _ _ Volt s.

QU ES 5 .2 .1 2 T he Nort on equivalent current wit h respect t o t erminal a -b is _ _ _ _ Amps
QU ES 5 .2 .1 3 In t he circuit given below, what is t he value of current I (in Amp) t hrough
6 W resist or

i. n
QU ES 5 .2 .1 4

.co
For t he circuit below, what value of R will cause I = 3 A (in W ) ?

ia
od
.n
QU ES 5 .2 .1 5

ww
T he maximum power t hat can be t ransferred t o t he resist ance R in t he
circuit is _ _ _ _ mili wat t s.

w
QU ES 5 .2 .1 6 T he value of current I in t he following circuit is equal t o _ _ _ _ _ Amp.

QU ES 5 .2 .1 7 For t he following circuit t he value of R T h is_ _ _ _ W .

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 242
Chap 5
Circuit Theorems

QU ES 5 .2 .1 8 What is t he value of current I in t he given network (in Amp) ?

QU ES 5 .2 .1 9 T he value of current I in t he figure is _ _ _ _ _ mA.

i. n
QU ES 5 .2 .2 0

.c o
For t he circuit of figure, some measurement s were made at t he t erminals a -b

i a
and given in t he t able below.

o d
. n
w w
What is t he value of I L (in Amps) for R L = 20 W ?

w
QU ES 5 .2 .2 1 In t he circuit below, for what value of k , load R L = 2 W absorbs maximum
power ?

QU ES 5 .2 .2 2 In t he circuit shown below, t he maximum power t hat can be delivered t o t he

load R L is equal t o _ _ _ _ _ mW.

QU ES 5 .2 .2 3 A pract ical DC current source provide 20 kW t o a 50 W load and 20 kW t o

a 200 W load. T he maximum power, t hat can drawn from it , is _ _ _ _ kW.

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

QU ES 5 .2 .2 4 In t he following circuit t he value of volt age V 1 is _ _ _ _ Volt s. Page 243
Chap 5
Circuit Theorems

QU ES 5 .2 .2 5 If I = 5 A in t he circuit below, t hen what is t he value of volt age source V s

(in volt s)?

i. n
QU ES 5 .2 .2 6

.co
For t he following circuit , what is t he value of current I (in Amp) ?

ia
od
QU ES 5 .2 .2 7
.n
T he T hevenin equivalent resist ance between t erminal a and b in t he following

w
circuit is _ _ _ _ _ W .

w
w
QU ES 5 .2 .2 8 In t he circuit shown below, what is t he value of current I (in Amps) ?

QU ES 5 .2 .2 9 T he power delivered by 12 V source in t he given network is _ _ _ _ wat t s.

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 244 QU ES 5 .2 .3 0 In t he circuit shown, what value of R L (in W ) maximizes t he power delivered
Chap 5 to RL ?
Circuit Theorems

QU ES 5 .2 .3 1 T he V -I relat ion for t he circuit below is plot t ed in t he figure. T he maximum

power t hat can be t ransferred t o t he load R L will be _ _ _ _ _ _ mW

QU ES 5 .2 .3 2
i. n
In t he following circuit equivalent T hevenin resist ance between nodes a and

o
b is R T h = 3 W . T he value of a is_ _ _ _ _

.c
i a
o d
. n
T he maximum power t hat can be t ransferred t o t he load resist or R L from

w
QU ES 5 .2 .3 3

t he current source in t he figure is _ _ _ _ wat t s.

w w

Common Data For Q. 34 and 35

An elect ric circuit is fed by two independent sources as shown in figure.

QU ES 5 .2 .3 4 T he power supplied by 36 V source will be _ _ _ _ _ wat t s.

QU ES 5 .2 .3 5 T he power supplied by 27 A source will be _ _ _ _ _ wat t s.

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

QU ES 5 .2 .3 6 In t he circuit shown in t he figure, what is t he power dissipat ed in 4 W Page 245
resist or (in wat t s) Chap 5
Circuit Theorems

QU ES 5 .2 .3 7 What is t he value of volt age V in t he following network (in volt s) ?

i. n
.co
QU ES 5 .2 .3 8

ia
For t he circuit shown in figure below t he value of R T h is _ _ _ _ W .

od
.n
ww
QU ES 5 .2 .3 9
w
Consider t he network shown below :

T he power absorbed by load resist ance R L is shown in t able :

RL 10 kW 30 kW
P 3.6 mW 4.8 mW

T he value of R L (in kW ), t hat would absorb maximum power, is_ _ _ _

***********

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 246
Chap 5 SOLU T I ON S 5 .1
Circuit Theorems

SOL 5 .1 .1 Opt ion (B) is correct .

For, V s = 10 V , P = 40 W
So, I s = P = 40 = 4 A
V s 10
Now, V sl = 5 V , so I sl= 2 A (From linearity)

i. n
New value of t he power supplied by source is
Psl = V slI sl= 5 # 2 = 10 W

SOL 5 .1 .2 Opt ion (C) is correct .

.c o
Note: Linearity does not apply t o power calculat ions.

i a
From linearity, we know t hat in t he circuit V s rat io remains const ant
IL
Vs =

oIL d20
200 # 10-3
= 100

. n
Let current t hrough load is I Ll when t he power absorbed is 2.5 W, so
PL = ( I Ll) 2 R L

w w 2.5 = ( I Ll) 2 # 10
I Ll = 0.5 A

w
So,
V s = V sl = 100
IL I Ll
V sl = 100I Ll= 100 # 0.5 = 50 V
T hus required values are
I Ll = 0.5 A , V sl= 50 V
SOL 5 .1 .3 Opt ion (D ) is correct .
From linearity,
I L = A V s + BI s , A and B are const ant s
From t he t able 2 = 14A + 6B ...(1)
6 = 18A + 2B ...(2)
Solving equat ion (1) & (2)
A = 0.4 , B =- 0.6
So, I L = 0.4V s - 0.6I s
SOL 5 .1 .4 Opt ion (B) is correct .
T he circuit has 3 independent sources, so we apply superposit ion t heorem
t o obt ain t he volt age drop.
Due to 16 V source only : (Open circuit 5 A source and Short circuit 32 V
source)

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

Let volt age across R 2 due t o 16 V source only is V 1 . Page 247
Chap 5
Circuit Theorems

Using volt age division

V 1 =- 8 ( 16)
24 + 8
=- 4 V
Due to 5 A source only : (Short circuit bot h t he 16 V and 32 V sources)
Let volt age across R 2 due t o 5 A source only is V 2 .

i. n
.co V 2 = ( 24 W | | 16 W | | 16 W) # 5

ia = 6 # 5 = 30 volt

source)
od
Due to 32 V source only : (Short circuit 16 V source and open circuit 5 A

n
Let volt age across R 2 due t o 32 V source only is V 3

w.
ww
Using volt age division
V3 = 9.6 (32) = 12 V
16 + 9.6
By superposit ion, t he net volt age across R 2 is
V = V 1 + V 2 + V 3 =- 4 + 30 + 12 = 38 volt
ALT ERN AT I V E M ET H OD :
T he problem may be solved by applying a node equat ion at t he t op node.
SOL 5 .1 .5 Opt ion (C) is correct
Due to 60 A Source Only : (Open circuit 30 A and short circuit 30 V sources)

12 W | | 6 W = 4 W

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 248
Chap 5
Circuit Theorems

Using current division

Ia = 2 (60) = 12 A
2+8
Again, I a will be dist ribut ed between parallel combinat ion of 12 W and 6 W
I 1 = 6 (12) = 4 A
12 + 6
Due to 30 A source only : (Open circuit 60 A and short circuit 30 V sources)

i. n
Using current division
Ib =
.c o
4 (30) = 12 A
4+6

i a
I b will be dist ribut ed between parallel combinat ion of 12 W and 6 W

o d
I 2 = 6 (12) = 4 A
12 + 6

. n
Due to 30 V Source Only : (Open circuit 60 A and 30 A sources)

w w
w
Using source t ransformat ion

Using current division

I 3 =- 3 (5) =- 1 A
12 + 3
SOL 5 .1 .6 Opt ion (C) is correct .
Using superposit ion, I = I1 + I 2
Let I 1 is t he current due t o 9 A source only. (i.e. short 18 V source)
I 1 = 6 (9) = 3 A (current division)
6 + 12
Let I 2 is t he current due t o 18 V source only (i.e. open 9 A source)
I 2 = 18 = 1 A
6 + 12

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

So, I1 = 3 A , I 2 = 1 A Page 249
Chap 5
Circuit Theorems

SOL 5 .1 .7 Opt ion (B) is correct .

From superposit ion t heorem, it is known t hat if all source values are doubled,
t hen node volt ages also be doubled.
SOL 5 .1 .8 Opt ion (A) is correct .
From t he principal of superposit ion, doubling t he values of volt age source
doubles t he mesh current s.

i. n
SOL 5 .1 .9 Opt ion (C) is correct .
Using source t ransformat ion, we can obt ain I in following st eps.

.co
ia
od
.n
ww
w
I = 6 + 8 = 14 = 2 A
3+4 7
ALT ERN AT I V E M ET H OD :
Try t o solve t he problem by obt aining T hevenin equivalent for right half of
t he circuit .
SOL 5 .1 .1 0 Opt ion (D) is correct .
Using source t ransformat ion of 4 A and 6 V source.

Adding parallel current sources

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 250
Chap 5
Circuit Theorems

Source t ransformat ion of 5 A source

Applying KVL around t he ant iclockwise direct ion

- 5 - I + 8 - 2I - 12 = 0
- 9 - 3I = 0
I =- 3 A
Power absorbed by 12 V source
P12 V = 12 # I
i. n
(Passive sign convent ion)

or, 12 V source supplies 36 W power.

.c o
= 12 # - 3 =- 36 W

a
SOL 5 .1 .1 1 Opt ion (B) is correct .

i
We know t hat source t ransformat ion also exist s for dependent source, so

d
n o
w.
w w
Current source values
I s = 6I x = 3I x (downward)
2
Rs = 2 W
SOL 5 .1 .1 2 Opt ion (C) is correct .
We know t hat source t ransformat ion is applicable t o dependent source also.
Values of equivalent volt age source
V s = ( 4I x ) ( 5) = 20I x
Rs = 5 W

SOL 5 .1 .1 3 Opt ion (C) is correct .

Combining t he parallel resist ance and adding t he parallel connect ed current
sources.
9 A - 3 A = 6 A (upward)
3W|| 6W = 2W

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

Page 251
Chap 5
Circuit Theorems

Source t ransformat ion of 6 A source

i. n
SOL 5 .1 .1 4

.co
Opt ion (D) is correct .
Thevenin Voltage : (Open Circuit Voltage)

a
T he open circuit volt age between a -b can be obt ained as

i
od
.n
ww
Writ ing KCL at node a
VT h - 10 + 1 = 0

w
Thevenin Resistance :
24
VT h - 10 + 24 = 0 or VT h =- 14 volt

To obt ain T hevenin’s resist ance, we set all independent sources t o zero i.e.,
short circuit all t he volt age sources and open circuit all t he current sources.

R T h = 24 W
SOL 5 .1 .1 5 Opt ion (B) is correct .
Thevenin Voltage :
Using volt age division V1 = 20 (10) = 4 volt
20 + 30
and, V 2 = 15 (10) = 6 volt
15 + 10
Applying KVL,V 1 - V 2 + V ab = 0
4 - 6 + V ab = 0

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 252 VT h = V ab =- 2 volt

Chap 5
Circuit Theorems

Thevenin Resistance :

i. n
R T h = R ab = 18 W

.c o
R ab = [20 W | | 30 W] + [15 W | | 10 W] = 12 W + 6 W = 18 W

SOL 5 .1 .1 6 Opt ion (A) is a correct .

i a
Using source t ransformat ion of 24 V source

o d
. n
w w
w
Adding parallel connect ed sources

So, VT h = 4 V , R T h = 6 W
SOL 5 .1 .1 7 Opt ion (A) is correct .
Thevenin Voltage: (Open Circuit Voltage)

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

Page 253
Chap 5
Circuit Theorems

VT h = 6 ( - 40) =- 24 volt (using volt age division)

6+4
Thevenin Resistance :

R T h = 6 W | | 4 W = 6 # 4 = 2.4 W
6+4
SOL 5 .1 .1 8 Opt ion (B) is correct .

i. n
For t he circuit of figure (A)

.co
ia
od VT h = V a - V b

.n V a = 24 V

ww V b = 6 ( - 6) =- 4 V
6+3
VT h = 24 - ( - 4) = 28 V
(Volt age division)

w
For t he circuit of figure (B), using source t ransformat ion

Combining parallel resist ances,

12 W | | 4 W = 3 W
Adding parallel current sources,
8 - 4 = 4 A (downward)

VT h =- 12 V
SOL 5 .1 .1 9 Opt ion (C) is correct .
For t he circuit for fig (A)

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 254
Chap 5
Circuit Theorems

R T h = R ab = 6 W | | 3 W = 2 W
For t he circuit of fig (B), as obt ained in previous solut ion.

RT h = 3 W
SOL 5 .1 .2 0 Opt ion (B) is correct .

i. n
.c o
a
T he current source connect ed in parallel wit h load does not affect T hevenin

d i
equivalent circuit . T hus, T hevenin equivalent circuit will cont ain it s usual
form of a volt age source in series wit h a resist or.
SOL 5 .1 .2 1

n o
Opt ion (C) is correct .

.
T he network consist s of resist or and dependent sources because if it has
independent source t hen t here will be an open circuit T hevenin volt age

w
present .
SOL 5 .1 .2 2

w w
Opt ion (D) is correct .
Thevenin Voltage (Open Circuit Voltage) :

Applying KCL at t op middle node

VT h - 2V x + VT h + 1 = 0
3 6
VT h - 2VT h + VT h + 1 = 0 ( VT h = V x )
3 6
- 2VT h + VT h + 6 = 0
VT h = 6 volt
Thevenin Resistance :
Open circuit volt age VT h
RT h = =
Short circuit current I sc
To obt ain T hevenin resist ance, first we find short circuit current t hrough
a -b

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

Page 255
Chap 5
Circuit Theorems

Writ ing KCL at t op middle node

V x - 2V x + V x + 1 + V x - 0 = 0
3 6 3
- 2V x + V x + 6 + 2V x = 0 or V x =- 6 volt
I sc = V x - 0 =- 6 =- 2 A
3 3
T hevenin’s resist ance, R T h = VT h =- 6 =- 3 W
I sc 2
ALT ERN AT I V E M ET H OD :
Since dependent source is present in t he circuit , we put a t est source across
a -b t o obt ain T hevenin’s equivalent .

i. n
.co
ia
od
By applying KCL at t op middle node
V x - 2V x + V x + 1 + V x - V test = 0

.n 3 6 3
- 2V x + V x + 6 + 2V x - 2V test = 0

ww 2V test - V x = 6

I test = V test - V x
...(1)

w
We have
3
3I test = V test - V x
V x = V test - 3I test
P ut V x int o equat ion (1)
2V test - ( V test - 3I test ) = 6
2V test - V test + 3I test = 6
V test = 6 - 3I test ...(2)
For T hevenin’s equivalent circuit

V test - VT h = I
test
RT h
V test = VT h + R T h I test ...(3)
Comparing equat ion (2) and (3)
VT h = 6 V , R T h =- 3 W

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 256 SOL 5 .1 .2 3 Opt ion (D) is correct .

Chap 5
Circuit Theorems

Using volt age division

V = VT h b R
R + RT h l
From t he t able,
6 = VT h b 3
3 + RT h l
...(1)

8 = VT h b 8 l ...(2)
8 + RT h
Dividing equat ion (1) and (2), we get
6 = 3 ( 8 + R T h)
8 8 ( 3 + R T h)
6 + 2R T h = 8 + R T h
RT h = 2 W i. n
Subst it ut ing R T h int o equat ion (1)

.c o
6 = VT h b 3 l or VT h = 10 V

i a 3+2

d
SOL 5 .1 .2 4 Opt ion (C) is correct .

o
Norton Current : (Short Circuit Current)
T he Nort on equivalent current is equal t o t he short -circuit current t hat

. n
would flow when t he load replaced by a short circuit as shown below

w w
w
Applying KCL at node a
I N + I1 + 2 = 0
Since I 1 = 0 - 20 =- 5 A
24 6
So, 5
IN - + 2 = 0
6
I N =- 7 A
6
Norton Resistance :
Set all independent sources t o zero (i.e. open circuit current sources and
short circuit volt age sources) t o obt ain Nort on’s equivalent resist ance R N .

R N = 24 W

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

SOL 5 .1 .2 5 Opt ion (C) is correct . Page 257
Using source t ransformat ion of 1 A source Chap 5
Circuit Theorems

Again, source t ransformat ion of 2 V source

Adding parallel current sources

i. n
.co
ia
ALT ERN AT I V E M ET H OD :

SOL 5 .1 .2 6

od
Try t o solve t he problem using superposit ion met hod.
Opt ion (C) is correct .

n
Short circuit current across t erminal a -b is

.
ww
w
For simplicity circuit can be redrawn as

IN = 3 ( 10) (Current division)

3+6
= 3.33 A
Nort on’s equivalent resist ance

RN = 6 + 3 = 9 W

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 258 SOL 5 .1 .2 7 Opt ion (C) is correct .

Chap 5
Circuit Theorems

T he volt age across load t erminal is simply V s and it is independent of any

ot her current or volt age. So, T hevenin equivalent is VT h = V s and R T h = 0
(Volt age source is ideal).
Nort on equivalent does not exist because of parallel connect ed volt age source.
SOL 5 .1 .2 8 Opt ion (B) is correct .

i. n
T he out put current from t he network is equal t o t he series connect ed current
source only, so I N = I s . T hus, effect of all ot her component in t he network
does not change I N .

.c o
In t his case T hevenin’s equivalent is not feasible because of t he series
connect ed current source.
Opt ion (C) is correct .
i a
d
SOL 5 .1 .2 9

Norton Current : (Short Circuit Current)

n o
w.
w w
Using source t ransformat ion

Nodal equat ion at t op cent er node

0 - 24 + 0 - ( - 6) + I = 0
6 3+3 N

-4 + 1 + IN = 0
IN = 3 A
Norton Resistance :

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

R N = R ab = 6 | | (3 + 3) = 6 | | 6 = 3 W Page 259
So, Nort on equivalent will be Chap 5
Circuit Theorems

SOL 5 .1 .3 0 Opt ion (B) is correct .

V = Vs b RL
Rs + RL l
Power absorbed by R L
(V ) 2 2
PL = = Vs RL 2

i. n
RL (R s + R L)
From above expression, it is known t hat power is maximum when R s = 0
N OT E :

.co
Do not get confused wit h maximum power t ransfer t heorem. According t o maximum power
t ransfer t heorem if R L is variable and R s is fixed t hen power dissipat ed by R L is maximum

ia
when R L = R s .
SOL 5 .1 .3 1

od
Opt ion (C) is correct .
We solve t his problem using maximum power t ransfer t heorem. First , obt ain

.n
T hevenin equivalent across R L .
Thevenin Voltage : (Open circuit voltage)

ww
w
Using source t ransformat ion

Using nodal analysis VT h - 24 + VT h - 24 = 0

6 2+4
2VT h - 48 = 0 & VT h = 24 V
Thevenin Resistance :

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 260 RT h = 6 W | | 6 W = 3 W
Chap 5 Circuit becomes as
Circuit Theorems

For maximum power t ransfer

R L = RT h = 3 W
Value of maximum power
(V ) 2 ( 24) 2
Pmax = T h = = 48 W
4R L 4#3
SOL 5 .1 .3 2 Opt ion (D) is correct .
T his can be solved by reciprocity t heorem. But we have t o t ake care t hat t he
polarity of volt age source have t he same correspondence wit h branch current
in each of t he circuit .
In figure (B) and figure (C), polarity of volt age source is reversed wit h

i. n
respect t o direct ion of branch current so
V 1 =-V 2 =-V 3
I1 I2
I 2 = I 3 =- 2 A
I3

.c o
SOL 5 .1 .3 3 Opt ion (C) is correct .

i a
According t o reciprocity t heorem in any linear bilat eral network when a

o d
single volt age source V a in branch a produces a current I b in branches b,
t hen if t he volt age source V a is removed(i.e. branch a is short circuit ed) and

. n
insert ed in branch b, t hen it will produce a current I b in branch a.
I 2 = I 1 = 20 mA

w
So,

w
SOL 5 .1 .3 4 Opt ion (A) is correct .
According t o reciprocity t heorem in any linear bilat eral network when a

w single current source I a in branch a produces a volt age V b in branches b,

t hen if t he current source I a is removed(i.e. branch a is open circuit ed) and
insert ed in branch b, t hen it will produce a volt age V b in branch a.

So, V 2 = 2 volt
SOL 5 .1 .3 5 Opt ion (A) is correct .
We use Millman’s t heorem t o obt ain equivalent resist ance and volt age across
a -b.
- 96 + 40 + - 80
V ab = 240 200 800 =- 144 =- 28.8 V
1 + 1 + 1 5
240 200 800
T he equivalent resist ance
R ab = 1 = 96 W
1 + 1 + 1
240 200 800

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

Now, t he circuit is reduced as Page 261
Chap 5
Circuit Theorems

I = 28.8 = 100 mA
96 + 192
SOL 5 .1 .3 6 Opt ion (B) is correct .
Thevenin Voltage: (Open circuit voltage):
T he open circuit volt age will be equal t o V , i.e. VT h = V
Thevenin Resistance:
Set all independent sources t o zero i.e. open circuit t he current source and
short circuit t he volt age source as shown in figure

i. n
.co Open circuit volt age = V 1

SOL 5 .1 .3 7

ia
Opt ion (B) is correct .
V is obt ained using super posit ion.

d
Due to source V 1 only : (Open circuit source I 3 and short circuit source V 2 )

o
.n
ww
so,
w V =

A =1
50 ( V ) = 1 V
100 + 50 1 3 1
(using volt age division)

3
Due to source V 2 only : (Open circuit source I 3 and short circuit source V 1 )

V = 50 ( V ) = 1 V (Using volt age division)

100 + 50 2 3 2
So, B =1
3
Due to source I 3 only : (short circuit sources V 1 and V 2 )

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

V = I 3 [100 | | 100 | | 100] = I 3 b 100 l

Page 262
Chap 5 3
C = 100
Circuit Theorems
So,
3
ALT ERN AT I V E M ET H OD :
Try t o solve by nodal met hod, t aking a supernode corresponding t o volt age
source V 2 .
SOL 5 .1 .3 8 Opt ion (C) is correct .
T he circuit wit h Nort on equivalent

So, IN + I = V
RN
I = V - IN (General form)

i. n
RN
From t he given graph, t he equat ion of line
I = 2V - 6
Comparing wit h general form

.c o
RN
i
N

a
1 = 2 or R = 0.5 W

SOL 5 .1 .3 9
o
Opt ion (D) is correct . d
IN = 6 A

. n
Thevenin voltage: (Open circuit voltage)

w w
w
VT h = 4 + ^2 # 2h = 4 + 4 = 8 V
Thevenin Resistance:

RT h = 2 + 3 = 5 W = R N
Norton Current:
I N = VT h = 8 A
RT h 5
SOL 5 .1 .4 0 Opt ion (C) is correct .
Nort on current , I N = 0 because t here is no independent source present in
t he circuit .
To obt ain Nort on resist ance we put a 1 A t est source across t he load t erminal
as shown in figure.

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

Page 263
Chap 5
Circuit Theorems

Nort on or T hevenin resist ance

R N = V test
1
Writ ing KVL in t he left mesh
20I 1 + 10 ^1 - I 1h - 30I 1 = 0
20I 1 - 10I 1 - 30I 1 + 10 = 0
I 1 = 0.5 A
Writ ing KVL in t he right mesh
V test - 5 ^1 h - 30I 1 = 0
V test - 5 - 30 ^0.5h = 0
V test - 5 - 15 = 0

i. n R N = V test = 20 W
1
SOL 5 .1 .4 1

co
Opt ion (C) is correct .
In circuit (b) t ransforming t he 3 A source in t o 18 V source all source are

.
a
1.5 t imes of t hat in circuit (a) as shown in figure.

di
no
w.
ww
Using principal of linearity, I b = 1.5I a
SOL 5 .1 .4 2 Opt ion (B) is correct .

I = VT h
R + RT h
From t he t able, 2 = VT h ...(1)
3 + RT h
1.6 = VT h ...(2)
5 + RT h
Dividing equat ion (1) and (2), we get
2 = 5 + RT h
1.6 3 + RT h
6 + 2R T h = 8 + 1.6R T h
0.4R T h = 2

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 264 RT h = 5 W
Chap 5 Subst it ut ing R T h int o equat ion (1)
Circuit Theorems
2 = VT h
3+5
VT h = 2 (8) = 16 V
SOL 5 .1 .4 3 Opt ion (D) is correct .
We have, I = VT h
RT h + R
VT h = 16 V , R T h = 5 W

I = 16 = 1
5+R
16 = 5 + R
R = 11 W
SOL 5 .1 .4 4 Opt ion (B) is correct .

i. n
.c o
It can be solved by reciprocity t heorem. Polarity of volt age source should

i a
have same correspondence wit h branch current in each of t he circuit . Polarity
of volt age source and current direct ion are shown below
So,
I1 I2 d
V 1 =-V 2 = V 3

o I3

. n10 =- 20 = 40
2.5 I2 I3

w w I 2 =- 5 A
I 3 = 10 A

w
SOL 5 .1 .4 5 Opt ion (A) is correct .
To obt ain V -I equat ion we find t he T hevenin equivalent across t he t erminal
at which X is connect ed.
Thevenin Voltage : (Open Circuit Voltage)

V1 = 6#1 = 6V
12 + V 1 - V 3 =0 (KVL in out er mesh)
V3 = 12 + 6 = 18 V
VT h - V 2 - V 3 =0 (KVL in Bot t om right mesh)
VT h = V2 + V3
( V 2 = 2 # 1 = 2 V)
VT h = 2 + 18 = 20 V

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

Thevenin Resistance : Page 265
Chap 5
Circuit Theorems

RT h = 1 + 1 = 2 W
Now, t he circuit becomes as

I = V - VT h

i. n
RT h
V = R T h I + VT h
so

.co A = RT h = 2 W
B = VT h = 20 V

ia
ALT ERN AT I V E M ET H OD :

od
.n
ww
w
In t he mesh A BCDEA , we have KVL equat ion as
V - 1 ( I + 2) - 1 ( I + 6) - 12 = 0
V = 2I + 20
So, A = 2, B = 2
SOL 5 .1 .4 6 Opt ion (A) is correct .
To obt ain V -I relat ion, we obt ain eit her Nort on equivalent or T hevenin
equivalent across t erminal a -b.
Norton Current (short circuit current ) :

Applying nodal analysis at cent er node

I N + 2 = 24 or I N = 6 - 2 = 4 A
4

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 266 Norton Resistance :

Chap 5
Circuit Theorems

RN = 4 W (Bot h 2 W resist or are short circuit ed)

Now, t he circuit becomes as

IN = V + I
RN

i. n
4 =V +I
4
16 = V + 4I
or V =- 4I + 16

.c o
i a
o d
. n
w w
ALT ERN AT I V E M ET H OD :

w
SOL 5 .1 .4 7
Solve by writ ing nodal equat ion at t he cent er node.
Opt ion (C) is correct .
Let T hevenin equivalent of bot h networks are as shown below.

2
P = b VT h l R (Single network N )
RT h + R
2 2
Pl = c VT hR m R = 4 b VT h l R (T wo N are added)
R+ 2 Th
2R + R T h
T hus P < P l < 4P
SOL 5 .1 .4 8 Opt ion (C) is correct .
I1 = P1 and I = P2
2
R R
Using superposit ion I = I 1 ! I 2 = P1 ! P2
R R
I 2 R = ( P1 ! P2 ) 2

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

SOL 5 .1 .4 9 Opt ion (B) is correct . Page 267
From t he subst it ut ion t heorem we know t hat any branch wit hin a circuit Chap 5
can be replaced by an equivalent branch provided t hat replacement branch Circuit Theorems
has t he same current t hrough it and volt age across it as t he original branch.
T he volt age across t he branch in t he original circuit

40 | | 60
V = ( 20) = 24 # 20 = 12 V
( 40 | | 60) + 16 40
Current ent ering t erminal a -b is
I = V = 12 = 200 mA
R 60
In fig(B), t o maint ain same volt age V = 12 V current t hrough 240 W resist or
must be
i. n I R = 12 = 50 mA

.co 240
Using KCL at t erminal a , as shown

ia
od
.n
ww I = IR + IS
200 = 50 + I s

SOL 5 .1 .5 0
w I s = 150 mA ,
Opt ion (B) is correct .
Thevenin voltage : (Open Circuit Voltage)
down wards

In t he given problem, we use mesh analysis met hod t o obt ain T hevenin
volt age

I3 = 0 (a -b is open circuit )
Writ ing mesh equat ions
Mesh 1: 36 - 12 ( I 1 - I 2) - 6 ( I 1 - I 3) = 0
36 - 12I 1 + 12I 2 - 6I 1 = 0 ( I 3 = 0)
3I 1 - 2I 2 = 6 ...(1)
Mesh 2: - 24I 2 - 20 ( I 2 - I 3) - 12 ( I 2 - I 1) = 0

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 268 - 24I 2 - 20I 2 - 12I 2 + 12I 1 = 0 ( I 3 = 0)

Chap 5
14I 2 = 3I 1 ...(2)
Circuit Theorems
From equat ion (1) and (2)
I 1 = 7 A, I 2 = 1 A
3 2
Mesh 3: - 6 ( I 3 - I 1) - 20 ( I 3 - I 2) - VT h = 0
- 6 :0 - 7 D - 20 :0 - 1 D - VT h = 0
3 2
14 + 10 = VT h
VT h = 24 volt
Thevenin Resistance :

i. n
.c o
i a
o d
. n
w w R T h = (20 + 4) | | 24 W = 24 W | | 24 W = 12 W

w ALT ERN AT I V E M ET H OD :
VT h can be obt ained by writ ing nodal equat ion at node a and at cent er node.
SOL 5 .1 .5 1 Opt ion (C) is correct .
We obt ain T hevenin’s equivalent across load t erminal.
Thevenin Voltage : (Open Circuit Voltage)

Using KCL at t op left node

5 = I x + 0 or I x = 5 A
Using KVL 2I x - 4I x - VT h = 0
2 ( 5) - 4 ( 5) = VT h or VT h =- 10 volt
Thevenin Resistance :
First we find short circuit current t hrough a -b

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

Page 269
Chap 5
Circuit Theorems

Using KCL at t op left node

5 = I x + I sc
I x = 5 - I sc
Applying KVL in t he right mesh
2I x - 4I x + 0 = 0 or I x = 0
So, 5 - I sc = 0 or I sc = 5 A
T hevenin resist ance, R T h = VT h =- 10 =- 2 W
I sc 5
Now, t he circuit becomes as

i. n
.co
ia V = VT h b R
R + RL l
(Using volt age division)

So,

od V = VT h =- 10 volt
R = R T h =- 2 W
SOL 5 .1 .5 2
.n
Opt ion (D) is correct .

ww
We obt ain T hevenin equivalent across t erminal a -b.
Thevenin Voltage :
Since t here is no independent source present in t he network, T hevenin

w
volt age is simply zero i.e. VT h = 0
Thevenin Resistance :
P ut a t est source across t erminal a -b

R T h = V test
I test
For t he super node
V 1 - V test = 2000I x
V 1 - V test = 2000 b V 1 l
4000 ^I x = V 1 / 4000h
V 1 = V or V = 2V
test 1 test
2
Applying KCL t o t he super node

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 270 V 1 - 0 + V 1 + V test = I

test
Chap 5 4k 4k 4k
Circuit Theorems 2V 1 + V test = 4 # 103 I test
2 ( 2V test ) + V test = 4 # 103 I test ( V 1 = 2V test )
V test = 4 # 103 = 800 W
I test 5
SOL 5 .1 .5 3 Opt ion (C) is correct .
Equat ion for V -I can be obt ained wit h T hevenin equivalent across a -b
t erminals.
Thevenin Voltage: (Open circuit voltage)

Writ ing KCL at t he t op node

V x = VT h - V x
40 20
i. n
V x = 2VT h - 2V x

.c o
3V x = 2VT h & V x = 2 VT h
KCL at t he cent er node
i a 3

o d
V x - VT h + V x = 0.3
20 30

. n 3V x - 3VT h + 2V x = 18
5V x - 3VT h = 18

w w 5 b 2 l VT h - 3VT h = 18
3
2
bV x = 3 VT h l

w 10VT h - 9VT h = 54 or VT h = 54 volt

Thevenin Resistance :
When a dependent source is present in t he circuit t he best way t o obt ain
T hevenin resist ance is t o remove all independent sources and put a t est
source across a -b t erminals as shown in figure.

R T h = V test
I test
KCL at t he t op node
V x + I = V test
40 test
20 + 30
V x + I = V test ...(1)
test
40 50
V x = 30 ( V test ) = 3 V test (using volt age division)
30 + 20 5

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

Subst it ut ing V x int o equat ion (1), we get Page 271
3V test + I = V test Chap 5
test
5 ( 40) 50 Circuit Theorems

I test = V test b 1 - 3 l = V test

50 200 200
R T h = V test = 200 W
I test
T he circuit now reduced as

I = V - VT h = V - 54
RT h 200

i. n V = 200I + 54

o
SOL 5 .1 .5 4 Opt ion (D) is correct .

c
To obt ain T hevenin resist ance put a t est source across t he t erminal a , b as
shown.

ia.
od
.n
ww
w V test = V x , I test = I x
Writ ing loop equat ion for t he circuit
V test = 600 ( I 1 - I 2) + 300 ( I 1 - I 3) + 900 ( I 1)
V test = (600 + 300 + 900) I 1 - 600I 2 - 300I 3
V test = 1800I 1 - 600I 2 - 300I 3 ...(1)
T he loop current are given as,
I 1 = I test , I 2 = 0.3V s , and I 3 = 3I test + 0.2V s
Subst it ut ing t heses values int o equat ion (1),
V test = 1800I test - 600 (0.01V s) - 300 (3I test + 0.01V s)
V test = 1800I test - 6V s - 900I test - 3V s
10V test = 900I test or V test = 90I test
T hevenin resist ance
R T h = V test = 90 W
I test
T hevenin volt age or open circuit volt age will be zero because t here is no
independent source present in t he network, i.e. V oc = 0 V

***********

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 272
Chap 5 SOLU T I ON S 5 .2
Circuit Theorems

SOL 5 .2 .1 Correct answer is 3.

We solve t his problem using principal of linearity.

In t he left , 4 W and 2 W are in series and has same current I = 1 A .

V 3 = 4I + 2I (using KVL)
= 6I = 6 V

I3 = V3 = 6 = 2 A
3 3
i. n (using ohm’s law)

I2 = I3 + I
= 2+1 = 3A
.c o (using KCL)

d ia
V 1 = ( 1) I 2 + V 3
= 3+6 = 9V
(using KVL)

n o
I1 = V1 = 9 = 3 A (using ohm’s law)

.
6 6 2
Applying principal of linearity

w
For V s = V 0 ,

w
I1 = 3 A
2

SOL 5 .2 .2 w
So for V s = 2V 0 ,
Correct answer is 3.
I1 = 3 # 2 = 3 A
2

We solve t his problem using principal of linearity.

I =V = 1 = 1A (using ohm’s law)

1 1
V 2 = 2I + ( 1) I = 3 V (using KVL)

I2 = V2 = 3 = 1 A (using ohm’s law)

6 6 2
I1 = I 2 + I (using KCL)
= 1+1 = 3 A
2 2
Applying principal of superposit ion
When I s = I 0 , and V = 1 V , I1 = 3 A
2

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

So, if I s = 2I 0 , I1 = 3 # 2 = 3 A Page 273
2 Chap 5
SOL 5 .2 .3 Correct answer is 160. Circuit Theorems
We solve t his problem using superposit ion.
Due to 9 A source only : (Open circuit 6 A source)

Using current division

V1 = 20 (9) & V 1 = 80 volt
40 20 + ( 40 + 30)
Due to 6 A source only : (Open circuit 9 A source)

i. n
.co
Using current division,

ia V2 =
40
30
30 + ( 40 + 20)
(6) & V 2 = 80 volt

od
From superposit ion,
V = V 1 + V 2 = 80 + 80 = 160 volt

.n
ALT ERN AT I V E M ET H OD :

w
T he problem may be solved by t ransforming bot h t he current sources int o
equivalent volt age sources and t hen applying volt age division.

w
Correct answer is 5.

w
SOL 5 .2 .4

Using super posit ion, we obt ain I .

Due to 10 V source only : (Open circuit 5 A source)

I 1 = 10 = 5 A
2
Due to 5 A source only : (Short circuit 10 V source)

I2 = 0
I = I1 + I 2 = 5 + 0 = 5 A
ALT ERN AT I V E M ET H OD :
We can see t hat volt age source is in parallel wit h resist or and current source
so volt age across parallel branches will be 10 V and I = 10/ 2 = 5 A

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 274 SOL 5 .2 .5 Correct answer is - 0.5 .

Chap 5 Applying superposit ion,
Circuit Theorems
Due to 6 V source only : (Open circuit 2 A current source)

I1 = 6 = 0.5 A
6+6
Due to 2 A source only : (Short circuit 6 V source)

i. n
I2 = 6 ( - 2)
6+6
.c o (using current division)

=- 1 A
i a
o d
I = I 1 + I 2 = 0.5 - 1 =- 0.5 A

n
ALT ERN AT I V E M ET H OD :

w.
T his problem may be solved by using a single KVL equat ion around t he
out er loop.
SOL 5 .2 .6

ww
Correct answer is 4.
Applying superposit ion,
Due to 24 V Source Only : (Open circuit 2 A and short circuit 20 V source)

I 1 = 24 = 3 A
8
Due to 20 V source only : (Short circuit 24 V and open circuit 2 A source)

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

So I2 = 0 (Due t o short circuit ) Page 275
Due to 2 A source only : (Short circuit 24 V and 20 V sources) Chap 5
Circuit Theorems

I3 = 4 ( 2) (using current division)

4+4
= 1A
So I = I1 + I 2 + I 3 = 3 + 0 + 1 = 4 A
Alternate Method: We can see t hat current in t he middle 4 W resist or is
I - 2 , t herefore I can be obt ained by applying KVL in t he bot t om left mesh.

i. n
SOL 5 .2 .7 Correct answer is 0.
V1 = V 2 = 0 (short circuit bot h sources)

.co
ia
od
.n
SOL 5 .2 .8
ww Vo = 0
Correct answer is 1.5 .

w
Using source t ransformat ion of 48 V source and t he 24 V source

using parallel resist ances combinat ion

Source t ransformat ion of 8 A and 6 A sources

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 276 Writ ing KVL around ant iclock wise direct ion
Chap 5
- 12 - 2I + 40 - 4I - 2I - 16 = 0
Circuit Theorems
12 - 8I = 0
I = 12 = 1.5 A
8
SOL 5 .2 .9 Correct answer is 2.25 .
We apply source t ransformat ion as follows.
Transforming 3 mA source int o equivalent volt age source and 18 V source
int o equivalent current source.

6 kW and 3 kW resist ors are in parallel and equivalent t o 2 W.

i. n
.c o
i a
d
Again t ransforming 3 mA source

o
. n
w w
w I = 6+6
2+8+4+2 4
= 3 mA
2
P4 kW = I 2 ( 4 # 103) = b 3 l # 4 = 2.25 mW
4

SOL 5 .2 .1 0 Correct answer is 3.

Set all independent sources t o zero (i.e. open circuit current sources and
short circuit volt age sources) t o obt ain R T h

R T h = 12 W | | 4 W = 3 W
SOL 5 .2 .1 1 Correct answer is 16.8 .
Using current division
( 5 + 1)
I1 = ( 12) = 6 ( 12) = 7.2 A
( 5 + 1) + ( 3 + 1) 6+4

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

V 1 = I 1 # 1 = 7.2 V Page 277
( 3 + 1) Chap 5
I2 = (12) = 4.8 A
( 3 + 1) + ( 5 + 1) Circuit Theorems

V 2 = 5I 2 = 5 # 4.8 = 24 V
VT h + V 1 - V 2 = 0 (KVL)
VT h = V 2 - V 1 = 24 - 7.2 = 16.8 V

SOL 5 .2 .1 2 Correct answer is 7.

We obt ain T hevenin’s resist ance across a -b and t hen use source t ransformat ion

i. n
of T hevenin’s circuit t o obt ain equivalent Nort on circuit .

.co
ia
od
.n R T h = ( 5 + 1) | | ( 3 + 1) = 6 | | 4 = 2.4 W

w
T hevenin’s equivalent is

ww
Nort on equivalent

SOL 5 .2 .1 3 Correct answer is - 0.5 .

Current I can be easily calculat ed by T hevenin’s equivalent across 6 W.
Thevenin Voltage : (Open Circuit Voltage)

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 278 In t he bot t om mesh I2 = 1 A

Chap 5
In t he bot t om left mesh - VT h - 12I 2 + 3 = 0
Circuit Theorems
VT h = 3 - (12) (1) =- 9 V
Thevenin Resistance :

R T h = 12 W (bot h 4 W resist ors are short circuit )

so, circuit becomes as

i. n
I =

.c o
VT h = - 9 =- 9 =- 0.5 A
R T h + 6 12 + 6 18

i a
Note: T he problem can be solved easily by a single node equat ion. Take t he
nodes connect ing t he t op 4 W, 3 V and 4 W as supernode and apply KCL.
SOL 5 .2 .1 4

o
Correct answer is 0.
d
n
We obt ain T hevenin’s equivalent across R .

.
Thevenin Voltage : (Open circuit voltage)

w
w w
Applying KVL 18 - 6I x - 2I x - (1) I x = 0
I x = 18 = 2 A
9
VT h = (1) I x = (1) (2) = 2 V
Thevenin Resistance :
R T h = VT h I sc " Short circuit current
I sc

Ix = 0 (Due t o short circuit )

So dependent source also becomes zero.

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

Page 279
Chap 5
Circuit Theorems

I sc = 18 = 3 A
6
T hevenin resist ance,
R T h = VT h = 2 W
I sc 3
Now, t he circuit becomes as

i. n 2 =3

.co I =
2+R
3
2 = 2 + 3R

ia R =0
SOL 5 .2 .1 5

od
Correct answer is 121.5 .
We obt ain T hevenin’s equivalent across R . By source t ransformat ion of

.n
bot h volt age sources

ww
w
Adding parallel sources and combining parallel resist ances

Here, VT h = 5.4 V , R T h = 60 W
For maximum power t ransfer
R = R T h = 60 W

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 280
Chap 5
Circuit Theorems

Maximum Power absorbed by R

^VT h h2 ( 5.4) 2
P = = = 121.5 mW
4R 4 # 60
ALT ERN AT I V E M ET H OD :
T hevenin volt age (open circuit volt age) may be obt ained using node volt age
met hod also.
SOL 5 .2 .1 6 Correct answer is 3.
First we obt ain equivalent volt age and resist ance across t erminal a -b using
Millman’s t heorem.

i. n
.c
+ ^- 120
o
15 h + 5
- 15
a
60 20
V ab =

d i 15 + 15 + 5
1

R ab = 1 11 1 = 3 W
1 1 =- 24 V

n o 15 + 15 + 5

.
So, t he circuit is reduced as

w w
w
SOL 5 .2 .1 7 Correct answer is 6.
I = 24 = 3 A
3+5

Set all independent sources t o zero as shown,

RT h = 6 W

SOL 5 .2 .1 8 Correct answer is 0.5 .

We solve t his problem using linearity and t aking assumpt ion t hat I = 1 A .

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

In t he circuit , V 2 = 4I = 4 V (Using Ohm’s law) Page 281
I 2 = I + I1 (Using KCL) Chap 5
Circuit Theorems
= 1 + V2 = 1 + 4 = 4 A
4+8 12 3
V 3 = 3I 2 + V 2 (Using KVL)
= 3# 4 +4 = 8V
3
Is = I 3 + I 2 (Using KCL)
= V3 + I2 = 8 + 4 = 4 A
3 3 3
Applying superposit ion
When I s = 4 A , I = 1 A
But act ually I s = 2 A , So I = 1 # 2 = 0.5 A
4
SOL 5 .2 .1 9 Correct answer is - 1.
Solving wit h superposit ion,
Due to 6 V Source Only : (Open Circuit 2 mA source)

i. n
.co
ia
od Is = 6 = 6 = 0.6 mA
6 + 6 | | 12 6 + 4

.n I 1 = 6 ( I s) = 6 # 0.6 = 0.2 mA (Using current division)

6 + 12 18

w
Due to 2 mA source only : (Short circuit 6 V source) :

ww
Combining resist ances,
6 kW | | 6 kW = 3 kW
3 kW + 6 kW = 9 kW

I2 = 9 ( - 2) =- 1.2 mA (Current division)

9+6
I = I1 + I 2 (Using superposit ion)
= 0.2 - 1.2 =- 1 mA
ALT ERN AT I V E M ET H OD :
Try t o solve t he problem using source conversion.
SOL 5 .2 .2 0 Correct answer is 4.
We find T hevenin equivalent across a -b.

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 282
Chap 5
Circuit Theorems

IL = VT h
RT h + R L
From t he dat a given in t able
10 = VT h ...(1)
RT h + 2
6 = VT h ...(2)
R T h + 10
Dividing equat ion (1) and (2), we get
10 = R T h + 10
6 RT h + 2
10R T h + 20 = 6R T h + 60
4R T h = 40 & R T h = 10 W

i. n
Subst it ut ing R T h int o equat ion (1)
10 = VT h
10 + 2
VT h = 10 (12) = 120 V

.c o
For R L = 20 W , I L = VT h

i a
RT h + R L

o d
= 120 = 4 A
10 + 20
SOL 5 .2 .2 1

. n
Correct answer is 4.

w w
w
For maximum power t ransfer
RT h = R L = 2 W
To obt ain R T h set all independent sources t o zero and put a t est source
across t he load t erminals.

R T h = V test
I test
Using KVL,
V test - 4I test - 2I test - kV x - 4I test = 0
V test - 10I test - k ( - 2I test ) = 0 (V x =- 2I test )

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

V test = ( 10 - 2k) I test Page 283
R T h = V test = 10 - 2k = 2 Chap 5
I test Circuit Theorems
8 = 2k or k = 4
SOL 5 .2 .2 2 Correct answer is 18.
To calculat e maximum power t ransfer, first we will find T hevenin equivalent
across load t erminals.
Thevenin Voltage: (Open Circuit Voltage)

Using source t ransformat ion

i. n
.co
ia
od
.n
ww VT h =

= 12 V
2 ( 24)
2+2
(Using volt age division)

w
Thevenin Resistance :

R T h = 1 + 2 | | 2 = 1 + 1 = 2 kW
Circuit becomes as

VL = RL V
RT h + R L T h
For maximum power t ransfer R L = R T h
V L = VT h # R T h = VT h
2R T h 2
So maximum power absorbed by R L

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 284 V 2
V 2
( 12) 2
Pmax = L
= Th
= = 18 mW
Chap 5 RL 4R T h 4#2
Circuit Theorems
SOL 5 .2 .2 3 Correct answer is 22.5 .
T he circuit is as shown below

When R L = 50 W , power absorbed in load will be

2
b R +s 50 I s l 50 = 20 kW
R
...(1)
s

When R L = 200 W , power absorbed in load will be

2
Rs
b R s + 200 I s l 200 = 20 kW ...(2)

Dividing equat ion (1) and (2), we have

( R s + 200) 2 = 4 ( R s + 50) 2
R s = 100 W and I s = 30 A
i. n
From maximum power t ransfer, t he power supplied by source current I s will

. Maximum power is given as

.c o
be maximum when load resist ance is equal t o source resist ance i.e. R L = R s

i a
Pmax = I s R s =
2
( 30) # 100
= 22.5 kW

d
4 4
SOL 5 .2 .2 4

n o
Correct answer is 6.
If we solve t his circuit direct ly by nodal analysis, t hen we have t o deal wit h

w.
t hree variables. We can replace t he left most and writ e most circuit by t heir
T hevenin equivalent as shown below.

w w

Now t he circuit becomes as shown

Writ ing node equat ion at t he t op cent er node

V 1 - 4 + V 1 + V 1 - 12 = 0
1+1 6 1+2

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

V 1 + 4 + V 1 + V 1 - 12 = 0 Page 285
2 6 3 Chap 5
3V 1 - 12 + V 1 + 2V 1 - 24 = 0 Circuit Theorems

6V 1 = 36
V1 = 6 V
SOL 5 .2 .2 5 Correct answer is 56.
6 W and 3 W resist ors are in parallel, which is equivalent t o 2 W.

Using source t ransformat ion of 6 A source

i. n
.co
ia
od
Source t ransform of 4 A source

.n
ww
w
Adding series resist ors and sources on t he left

Source t ransformat ion of 48 V source

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Source t ransformat ion of 4 A source.

Page 286
Chap 5 3
Circuit Theorems

I = 12 + 72 + V s
19 + 9
V s = (28 # I ) - 12 - 72 = (28 # 5) - 12 - 72 = 56 V
SOL 5 .2 .2 6 Correct answer is 0.5 .
We obt ain I using superposit ion.
Due to 24 V source only : (Open circuit 6 A)

i. n
Applying KVL

.c
24 - 6I 1 - 3I 1 - 3I 1 = 0 o
i a I 1 = 24 = 2 A
12

d
Due to 6 A source only : (Short circuit 24 V source)

o
. n
w w
w Applying KVL t o supermesh
- 6I 2 - 3 ( 6 + I 2) - 3I 2 = 0
6I 2 + 18 + 3I 2 + 3I 2 = 0
I 2 =- 18 =- 3 A
12 2
From superposit ion, I = I1 + I 2
= 2 - 3 = 1 = 0.5 A
2 2
ALT ERN AT I V E M ET H OD :
Not e t hat current in 3 W resist or is ^I + 6h A, so by applying KVL around
t he out er loop, we can find current I .
SOL 5 .2 .2 7 Correct answer is 11.
Open circuit volt age
R T h = V oc =
I sc short circuit
Thevenin Voltage: (Open Circuit Voltage V oc )
Using source t ransformat ion of t he dependent source

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

Page 287
Chap 5
Circuit Theorems

Applying KCL at t op left node

24 = V x & V x = 144 V
6
Using KVL, V x - 8I - V x - V oc = 0
2
144 - 0 - 144 = V oc
2
V oc = 72 V

Short circuit current (I sc ):

i. n
.co
ia
d
Applying KVL in t he right mesh

no V x - 8I sc - V x = 0
2

w. V x = 8I
2 sc

V x = 16I sc

w
KCL at t he t op left node

w 24 = V x + x
6
V - Vx / 2
8
24 = V x + V x
6 16
V x = 1152 V
11
I sc = V x = 1152 = 72 A
16 11 # 16 11
R T h = V oc = 72
72 = 11 W
I sc 11

ALT ERN AT I V E M ET H OD :
We can obt ain T hevenin equivalent resist ance wit hout calculat ing t he
T hevenin volt age (open circuit volt age). Set all independent sources t o zero
(i.e. open circuit current sources and short circuit volt age sources) and put
a t est source V test between t erminal a -b as shown

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

R T h = V test
Page 288
Chap 5 I test
Circuit Theorems
6I + 8I - V x - V test = 0 (KVL)
2
14I - 6I - V test = 0 V x = 6I test (Using Ohm’s law)
2
11I = V test

So R T h = V test = 11 W
I test
SOL 5 .2 .2 8 Correct answer is 4.
We solve t his problem using linearity and assumpt ion t hat I = 1 A .

V 1 = 4I + 2I (Using KVL)
=6V
i. n
I 2 = I1 + I

4 4
.c o
= V 1 + I = 6 + 1 = 2.5 A
(Using KCL)

V 2 = 4I 2 + V 1

d ia
= 4 (2.5) + 6 = 16 V
(Using KVL)

n o
Is + I 3 = I 2 (Using KCL)

w. Is - V2 = I
4 + 12 2

I s = 16 + 2.5 = 3.5 A

w w
When I s = 3.5 A ,
But I s = 14 A , so
16
I = 1A
I = .1 # 14 = 4 A
3.5
SOL 5 .2 .2 9 Correct answer is 120.
T his problem will easy t o solve if we obt ain T hevenin equivalent across t he
12 V source.
Thevenin Voltage : (Open Circuit Voltage)

Mesh current s are

Mesh 1: I1 = 0 (due t o open circuit )
Mesh 2: I 1 - I 3 = 2 or I 3 =- 2 A
Mesh 3: I 3 - I 2 = 4 or I 2 =- 6 A
Mesh equat ion for out er loop

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

VT h - 1 # I 3 - 1 # I 2 =0 Page 289
V T h - ( - 2) - ( - 6 ) =0 Chap 5
Circuit Theorems
VT h + 2 + 6 =0
VT h =- 8 V
Thevenin Resistance :

RT h = 1 + 1 = 2 W
circuit becomes as

i. n
.co
ia I = 12 - VT h =
RT h
12 - ( - 8)
2
= 10 A

od
Power supplied by 12 V source
P12 V = 10 # 12 = 120 W

.n
ALT ERN AT I V E M ET H OD :

ww
w
KVL in t he loop A BCDA
12 - 1 ( I - 2) - 1 ( I - 6) = 0
2I = 20
I = 10 A
Power supplied by 12 V source
P12 V = 10 # 12 = 120 W
SOL 5 .2 .3 0 Correct answer is 286.
For maximum power t ransfer R L = R T h . To obt ain T hevenin resist ance set
all independent sources t o zero and put a t est source across load t erminals.

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

R T h = V test
Page 290
Chap 5 I test
Circuit Theorems Writ ing KCL at t he t op cent er node
V test + V test - 2V x = I ...(1)
test
2k 1k
Also, V test + V x = 0 (KVL in left mesh)
so V x =- V test
Subst it ut ing V x =- V test int o equat ion (1)
V test + V test - 2 ( - V test ) = I
test
2k 1k
V test + 6V test = 2I test
R T h = V test = 2 kW - 286 W
I test 7
SOL 5 .2 .3 1 Correct answer is 4.
Redrawing t he circuit in T hevenin equivalent form

i. n
I = VT h - V
.c o
or, a
RT h

i
V =- R T h I + VT h (General form)
From t he given graph

o
V =- 4I + 8 d
.
So, by comparing
n R T h = 4 kW , VT h = 8 V

w
For maximum power t ransfer R L = R T h
Maximum power absorbed by R L

w
w
2 2
( 8)
Pmax = V T h = = 4 mW
4R T h 4#4
SOL 5 .2 .3 2 Correct answer is 3.
To fine out T hevenin equivalent of t he circuit put a t est source between
node a and b,

R T h = V test
I test
Writ ing node equat ion at V 1
V 1 - aI x + V 1 = I
x
1 1
2V 1 = ^1 + ah I x ...(1)
I x is t he branch current in 1 W resist or given as
I x = V test - V 1
1

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

V 1 = V test - I x Page 291
Subst it ut ing V 1 int o equat ion (1) Chap 5
2 ^V test - I x h = ^1 + ah I x Circuit Theorems

2V test = ^3 + ah I x
2V test = ^3 + ah I test ^I x = I test h
R T h = V test = 3 + a = 3
I test 2
3+a = 6
a = 3W
SOL 5 .2 .3 3 Correct answer is 16.
We obt ain T hevenin equivalent across t he load t erminals
Thevenin Voltage : (Open circuit voltage)

i. n
.co
ia VT h = V a - V b

od
Rot at ing t he circuit , makes it simple

.n
ww
w 340 ( 40) = 34 A
I1 = (Current division)
340 + 60
V a = 20I 1 = 20 # 34 = 680 V (Ohm’s Law)
Similarly, I2 = 60 (40) = 6 A (Current division)
60 + 340
V b = 100I 2 = 100 # 6 = 600 V (Ohm’s Law)
T hevenin volt age VT h = 680 - 600 = 80 V
Thevenin Resistance :

R T h = 16 + ( 240 + 40) | | ( 20 + 100)

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

Page 292 = 16 + ( 280 | | 120) = 16 + 84 = 100 W

Chap 5 Now, circuit reduced as
Circuit Theorems

For maximum power t ransfer

R L = R T h = 100 W
Maximum power t ransferred t o R L
( VT h ) 2 ( 80) 2
Pmax = = = 16 W
4R L 4 # 100
SOL 5 .2 .3 4 Correct answer is 108.
We use source t ransformat ion as follows

i. n
.c o
i a
o d
. n
w w
w

I = 36 - 12 = 3 A
6+2
Power supplied by 36 V source
P36 V = 3 # 36 = 108 W
SOL 5 .2 .3 5 Correct answer is 1026.
Now, we do source t ransformat ion from left t o right as shown

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

Page 293
Chap 5
Circuit Theorems

i. n
V s = (27 + 1.5) (4 W | | 2 W)
= 28.5 # 4

.co = 38 V
3

ia
Power supplied by 27 A source
P27 A = V s # 27 = 38 # 27

od = 1026 W
SOL 5 .2 .3 6

.n
Correct answer is 9.
First , we find current I in t he 4 W resist ors using superposit ion.

w
Due to 18 V source only : (Open circuit 4 A and short circuit 12 V source)

w
w

I 1 = 18 = 4.5 A
4
Due to 12 V source only : (Open circuit 4 A and short circuit 18 V source)

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

I 2 =- 12 =- 3 A
Page 294
Chap 5 4
Circuit Theorems Due to 4 A source only : (Short circuit 12 V and 18 V sources)

I3 = 0 (Due t o short circuit )

So, I = I1 + I 2 + I 3
= 4.5 - 3 + 0
= 1.5 A
Power dissipat ed in 4 W resist or

i. n
P4 W = I 2 ( 4) = ( 1.5) 2 # 4 = 9 W
Alt ernat e Met hod: Let current in 4 W resist or is I , t hen by applying KVL
around t he out er loop
18 - 12 - 4I = 0
.c o
4
i a
I = 6 = 1.5 A

o d
So, power dissipat ed in 4 W resist or
P4 W = I 2 ( 4) = ( 1.5) 2 # 4

. n =9W

SOL 5 .2 .3 7

w w
Correct answer is - 10 .
Using, T hevenin equivalent circuit

w Thevenin Voltage : (Open Circuit Voltage)

I x =- 4 A (due t o open circuit )

Writ ing KVL in bot t om right mesh
- 24 - ( 1) I x - VT h = 0
VT h =- 24 + 4 =- 20 V
Thevenin Resistance :
open circuit volt age V oc
RT h = =
short circuit current I sc
V oc = VT h =- 20 V
I sc is obt ained as follows

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE Electronics & Communication

Sample Chapter of Network Analysis (Vol-3, GATE Study Package)

Page 295
Chap 5
Circuit Theorems

I x =- 24 =- 24 A
1
I x + 4 = I sc (using KCL)
- 24 + 4 = I sc
I sc =- 20 A
R T h = - 20 = 1 W
- 20
T he circuit is as shown below

i. n
.co
V =
ia 1 ( V ) = 1 ( - 20) =- 10 volt

d
(Using volt age division)
1 + RT h T h 1+1

no
ALT ERN AT I V E M ET H OD :
Not e t hat current in bot t om right most 1 W resist or is ^I x + 4h, so applying

w.
KVL around t he bot t om right mesh,
- 24 - I x - ^I x + 4h = 0

So,
ww I x =- 14 A
V = 1 # ^I x + 4h =- 14 + 4 =- 10 V
SOL 5 .2 .3 8 Correct answer is 100.
Writ ing current s int o 100 W and 300 W resist ors by using KCL as shown in
figure.

I x = 1 A, V x = V test
Writ ing mesh equat ion for bot t om right mesh.
V test = 100 (1 - 2I x ) + 300 (1 - 2I x - 0.01V x ) + 800
= 100 V

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*
GATE STUDY PACKAGE 10 Subject-wise books by R. K. Kanodia Electronics & Communication
General Aptitude Engineering Mathematics Networks Electronic Devices Analog Electronics
Digital Electronics Signals & Systems Control Systems Communication Systems Electromagnetics

R T h = V test = 100 W
Page 296
Chap 5 1
Circuit Theorems
SOL 5 .2 .3 9 Correct answer is 30.
For R L = 10 kW , V ab1 = 10k # 3.6m = 6 V
For R L = 30 kW , V ab2 = 30k # 4.8m = 12 V
V ab1 = 10 V = 6 ...(1)
10 + R T h T h
V ab2 = 30 V = 12 ...(2)
30 + R T h T h
Dividing equat ion (1) and (2), we get R T h = 30 kW . Maximum power will be
t ransferred when R L = R T h = 30 kW .

***********

i. n
.c o
i a
o d
. n
w w
w

Buy Online: shop.nodia.co.in

*Shipping Free* *Maximum Discount*