Bee Lab Manual
Bee Lab Manual
Engineering
Laboratory Manual
INSTITUTION VISION
To be a centre of excellence in engineering and management education, research
and application of knowledge to benefit society with blend of ethical values and
global perception.
INSTITUTION MISSION
1. To provide world class engineering education, encourage research and
development.
2. To evolve innovative applications of technology and develop entrepreneurship.
3. To mould the students into socially responsible and capable leaders.
DEPARTMENT VISION
DEPARTMENT MISSION
1. To provide and strengthen core competencies among the students through
expert training and industry interaction.
2. To promote advanced designing and modeling skills to sustain technical
development and lifelong learning in ECE.
3. To promote social responsibility and ethical values, within and outside the
department.
PO Description
PO1 Engineering Knowledge: Apply the knowledge of mathematics, science,
engineering fundamentals, and an engineering specialization to the solution of
complex engineering problems.
PO2 Problem Analysis: Identify, formulate, review research literature, and analyze
complex engineering problems reaching substantiated conclusions using first
principles of mathematics, natural sciences, and engineering sciences.
Design / development of Solutions: Design solutions for complex engineering
PO3
problems and design system components or processes that meet the specified
needs with appropriate consideration for the
public health and safety, and the cultural, societal, and environmental
considerations.
Conduct investigations of complex problems: Use research-based knowledge
PO4
and research methods including design of experiments, analysis and
interpretation of data, and synthesis of the information to provide valid
conclusions.
Modern tool usage: Create, select, and apply appropriate techniques, resources,
PO5
and modern engineering and IT tools including prediction and modeling to
complex engineering activities with an understanding of the limitations.
The engineer and Society: Apply reasoning informed by the contextual
PO6
knowledge to assess societal, health, safety, legal and cultural issues and the
consequent responsibilities relevant to the professional engineering practice.
PO7 Environment and sustainability: Understand the impact of the professional
engineering solutions in societal and environmental contexts, and demonstrate
the knowledge of, and need for sustainable development.
PO8 Ethics: Apply ethical principles and commit to professional ethics and
responsibilities and norms of the engineering practice
PO9 Individual and team work: Function effectively as an individual, and as a
member or leader in diverse teams, and in multidisciplinary settings.
Communication: Communicate effectively on complex engineering activities
PO10
with the engineering community and with society at large, such as, being able to
comprehend and write effective reports and design documentation, make
effective presentations, and give and receive clear instructions.
Project management and finance: Demonstrate knowledge and understanding
PO11
of the engineering and management principles and apply these to one’s own
work, as a member and leader in a team, to manage projects and in
multidisciplinary environments.
PO12 Life-long learning: Recognize the need for, and have the preparation and ability to
engage in independent and life-long learning in the broadest context of
technological Change
Pre-Requisites:
List of Experiments
1. PN Junction diode characteristics A) Forward bias B) Reverse bias.
2. Study of Rectifier characteristics with & without filters
3. Types of Clippers at different reference voltages
4. Types of Clampers at different reference voltages
5. Input and output characteristics of BJT in CB Configuration
6. Input and output characteristics of BJT in CE Configuration
7. Input and output characteristics of MOS FET in CS Configuration
8. Input and output characteristics of MOS FET in CD Configuration
9. Switching characteristics of a transistor
10. Zener diode characteristics and Zener as voltage Regulator
11. SCR Characteristics.
12. UJT Characteristics and identify negative region
13. Photo diode characteristics
14. Solar cell characteristics
15. LED Characteristics
Course Outcomes
At the end of the course, the student will be able to:
1. Acquire the knowledge of various semiconductor devices and their use in real life.
2. Design aspects of biasing and keep them in active region of the device for functional
circuits
3. Acquire the knowledge about the role of special purpose devices and their applications.
Wire Symbols
Resistor Symbols
Resistor (IEEE)
Resistor reduces the current flow.
Resistor (IEC)
Potentiometer (IEEE)
Adjustable resistor - has 3 terminals.
Potentiometer (IEC)
Variable Resistor /
Rheostat(IEEE)
Adjustable resistor - has 2 terminals.
Variable Resistor /
Rheostat(IEC)
Capacitor Symbols
Capacitor
Capacitor is used to store electric
charge. It acts as short circuit with
Capacitor AC and open circuit with DC.
Variable Inductor
Meter Symbols
Tunnel Diode
Light Emitting Diode (LED) LED emits light when current flows through
Misc. Symbols
Fuse
The fuse disconnects when current above
threshold. Used to protect circuit from high
Fuse currents.
Bus
Bus
Antenna / aerial
Transmits & receives radio waves
Antenna / aerial
Multiplexer / Mux 2 to 1
Connects the output to selected input line.
Multiplexer / Mux 4 to 1
THE OSCILLOSCOPE
Introduction
The oscilloscope is a universal measuring instrument with applications
in physics, biology, chemistry, medicine, and many other scientific and
technological areas. It is used to give a visual representation of voltages. Thus,
any quantity which can be converted to a voltage can be displayed on an
oscilloscope. Although the oscilloscope looks very complicated, once you
familiarize yourself with its controls and functions, it is surprisingly easy to
use. The purpose of this experiment is to develop familiarity with the oscilloscope
and with the types of measurements that can be made with it.
Bus strips:
Usually Bus strips to provide power to the electronic components. A bus strip
usually contains two columns: one for ground and one for a supply voltage.
However, some breadboards only provide a single-column power distributions bus
strip on each long side. Typically the column intended for a supply voltage is
marked in red, while the column for ground is marked in blue or black. Some
manufacturers connect all terminals in a column. Others just connect groups of, for
example, 25 consecutive terminals in a column. The latter design provides a circuit
designer with some more control over crosstalk (inductively coupled noise) on the
power supply bus. Often the groups in a bus strip are indicated by gaps in the color
marking. Bus strips typically run down one or both sides of a terminal strip or
between terminal strips. On large breadboards additional bus strips can often be
found on the top and bottom of terminal strips.
Figure:1 Example breadboard drawing. Two bus strips and one terminal strip in one
block. 25 consecutive terminals in a bus strip connected (indicated by gaps in the
red and blue lines). Four binding posts depicted at the left.
A "full size" terminal breadboard strip typically consists of around 56 to 65 rows of
connectors, each row containing the above mentioned two sets of connected clips (A
to E and F to J). Together with bus strips on each side this makes up a typical 784
to 910 tie point solderless breadboard. "Small size" strips typically come with
around 30 rows. Miniature solderless breadboards as small as 17 rows (no bus
strips, 170 tie points) can be found, but these are less well suited for practical use.
To distinguish left from right there is a gap between the C and D bands.
band A is first significant figure of component value (left side)
band B is the second significant figure
band C is the decimal multiplier
band D if present, indicates tolerance of value in percent (no band means 20%)
For example, a resistor with bands of yellow, violet, red, and gold will have first digit
4 (yellow in table below), second digit 7 (violet), followed by 2 (red) zeros: 4,700
ohms. Gold signifies that the tolerance is ±5%, so the real resistance could lie
anywhere between 4,465 and 4,935 ohms.
The standard color code:
Temp.
Color Significant figures Multiplier Tolerance
Coefficient (ppm/K)
Black 0 ×100 – 250 U
Brown 1 ×101 ±1% F 100 S
Red 2 ×102 ±2% G 50 R
Orange 3 ×103 – 15 P
Yellow 4 ×104 (±5%) – 25 Q
Green 5 ×105 ±0.5% D 20 Z
Blue 6 ×106 ±0.25% C 10 Z
Violet 7 ×107 ±0.1% B 5 M
±0.05%
Gray 8 ×108 A 1 K
(±10%)
White 9 ×109 – –
Gold – ×10-1 ±5% J –
Silver – ×10-2 ±10% K –
None – – ±20% M –
Apparatus Required:
NAME RANGE TYPE QUANTITY
REGULATED POWER 1
0 -15 V
SUPPLY (RPS)
0 -20 mA 1
AMMETER
0 -200 µA
VOLTMETER 0 – 20 V 1
DIODE 1N4007 1
100Ω 1
RESISTORS
1KΩ 1
BREAD BOARD 1
CONNECTING WIRES
CIRCUIT DIAGRAM:-
Forward bias
Reverse bias
Theory:
The figure shows the physical and schematic circuit symbol of the diode.
The band on the diode and the bar on the left of the circuit symbol represent
the cathode (n-type material) and must be noted. The p-type material (the
anode) in the diode is located to the right. The circuit symbol of the diode is an
arrow showing forward bias, when the p-side is positive with respect to the n-
side, and the direction of the arrow represents the direction of large current
flow.
A p-n junction diode conducts only in one direction. The V-I
characteristics of the diode are curve between voltage across the diode and
current through the diode. When external voltage is zero, circuit is open and
the potential barrier does not allow the current to flow. Therefore, the circuit
current is zero. When P-type (Anode is connected to +ve terminal and n- type
(cathode) is connected to –ve terminal of the supply voltage, is known as
forward bias. The potential barrier is reduced when diode is in the forward
biased condition. At some forward voltage, the potential barrier altogether
Reverse bias
1. Connections are made as per the circuit diagram.
2. For reverse bias, the DC power supply +ve terminal is connected to the
cathode of the diode and – ve terminal is connected to the anode of the diode
using 1N4007.
3. Switch on the power supply and increases the input voltage gradually in Steps.
4. Note down the corresponding current flowing through the diode (in µA) and
voltage across the diode for each and every step of the input voltage.
5. The reading of voltage and current are tabulated.
6. Graph is plotted between voltage and current.
7. From the graph calculate Breakdown voltage.
Calculations
From the graph at a given operating point we can determine the static
resistance (Rd) and dynamic resistance (r d).
Precautions:-
1. All the connections should be correct.
2. While doing the experiment do not exceed the ratings of the diode. This may
lead to damage of the diode.
3. Connect voltmeter and Ammeter in correct polarities as shown in the circuit
diagram.
4. Do not switch ON the power supply unless you have checked the circuit
connections as per the circuit diagram.
5. Parallax error should be avoided while taking the readings from the (if) Analog
meters.
RESULT:-
2. To find load regulation and ripple factor of a half-wave rectifier both with and
without filter.
Apparatus Required:
Circuit Diagram:
2. The ac source is ly isolated from the rectifier. Thus preventing shock hazards
in the secondary circuit.
Procedure:
1. Connections are made as per the circuit diagram.
2. Connect the primary side of the transformer to ac mains and the secondary
side to the rectifier input.
3. By the multimeter, measure the, ac and dc voltage at the output of the
rectifier with 100Ω load resistor VAC(RMS) and VDC respectively.
4. From the CRO output, calculate Vm.
5. Repeat the above step by using different load resistors i.e. with 1 KΩ, 2.2 KΩ,
5.8 KΩ and 10 KΩ.
6. For each reading calculate the ripple factor and percentage regulation.
(Calculate percentage regulation using 1 MΩ resistor as no load.)
7. Repeat the above steps (3, 4, 5 and 6) by using 2.2 μF capacitor filter.
8. Repeat the above steps (3, 4, 5 and 6) by using 100 μF capacitor filter.
9. Plot the graphs for AC input I-Phase signal, output of rectifier without filter
and output of rectifier with filter by considering 1 KΩ resistor as load.
Ob
ser
vat
ion
s
O
b
s
e
r
v
a
t
i
o
n
f
o
r
w
i
t
hout filter with varying load resistance:
CALCULATIONS:
Theoretical Calculations:-
Without Filter:-
Vrms=Vm/ √2 =
Vdc=Vm/ π =
√(
2
Vrms
Ripple factor γ= Vdc ) – 1 =1.21
With Filter:-
1
Ripple factor, γ=
2√3 f C R
Where f =50Hz, C =100μF, R=1KΩ.
PRECAUTIONS:
1. The primary and secondary sides of the transformer should be carefully
identified.
2. The polarities of the diode should be carefully identified.
3. While determining the % regulation, first Full load should be applied and then
it should be decremented in steps.
RESULT:
1. The Ripple factor for the Half-Wave Rectifier with and without filters is
measured.
2. The % regulation of the Half-Wave rectifier is calculated.
VIVA QUESTIONS:
1. What is the PIV of Half wave rectifier?
2. What is the efficiency of half wave rectifier?
3. What is the rectifier?
4. What is the difference between the half wave rectifier and full wave
Rectifier?
5. What is the o/p frequency of Bridge Rectifier?
6. What are the ripples?
7. What is the function of the filters?
8. What is TUF?
9. What is the average value of o/p voltage for HWR?
10. What is the peak factor?
Apparatus Required:
Circuit Diagram:
Procedure:
1. Connections are made as per the circuit diagram.
2. Connect the primary side of the transformer to ac mains and the secondary
side to the rectifier input.
3. By the multimeter, measure the, ac and dc voltage at the output of the rectifier
with 100Ω load resistor VAC(RMS) and VDC respectively.
4. From the CRO output, calculate Vm.
5. Repeat the above step by using different load resistors i.e. with 1 KΩ, 2.2 KΩ,
5.8 KΩ and 10 KΩ..
6. For each reading calculate the ripple factor and percentage regulation.
(Calculate percentage regulation using 1 MΩ resistor as no load.)
7. Repeat the above steps (3, 4, 5 and 6) by using 2.2 μF capacitor filter.
8. Repeat the above steps (3, 4, 5 and 6) by using 100 μF capacitor filter.
9. Plot the graphs for AC input I-Phase signal, output of rectifier without filter
and output of rectifier with filter by considering 1 KΩ resistor as load.
Observations
Observation for without filter with varying load resistance:
THEORITICAL CALCULATIONS:-
Vrms=Vm/ √2 =
Vdc=Vm/ π =
√(
2
Vrms
Without Filter: Ripple factor γ= Vdc ) – 1 =1.21
With Filter:-
1
Ripple factor, γ=
4 √3 f C R
Where f =50Hz, C =100μF, R=1KΩ.
Practical calculations:
Without Filter:
Vac=
Vdc=
Ripple factor with out Filter = Vac / Vdc =
Ripple factor with Filter = Vac / Vdc =
VNL − V FL
% Regulation = × 100
V FL
Precautions:
1. The primary and secondary side of the transformer should be carefully
identified
2. The polarities of all the diodes should be carefully identified.
Result:-
The ripple factor of the Full-wave rectifier (with filter and without filter) is
calculated.
VIVA QUESTIONS:-
1. Define regulation of the full wave rectifier?
2. Define peak inverse voltage (PIV)? And write its value for Full-wave
rectifier?
3. If one of the diode is changed in its polarities what wave form would you
get?
4. Does the process of rectification alter the frequency of the waveform?
5. What is ripple factor of the Full-wave rectifier?
6. What is the necessity of the transformer in the rectifier circuit?
7. What are the applications of a rectifier?
8. What is ment by ripple and define Ripple factor?
9. Explain how capacitor helps to improve the ripple factor?
10. Can a rectifier made in INDIA (V=230v, f=50Hz) be used in USA (V=110v,
f=60Hz)?
Aim:
a) To study the clipping circuits using diodes.
b) To observe the transfer characteristics of all the clipping circuits in CRO.
Apparatus:
1. Function Generator.
2. Bread board
3. Connecting patch cards.
4. CRO
5. RPS
6. Resistors (1 K, 10K)
7. Diodes (1N4007)
Theory:
Clipping circuits basically limit the amplitude of the input signal either below or above certain
voltage level. They are referred to as Voltage limiters, Amplitude selectors or Slicers. A clipping
circuit is one, in which a small section of input waveform is missing or cut or truncated at the out
put section.
Clipping circuits are classified based on the position of Diode.
1.Series Diode Clipper
2.Shunt Diode Clipper
Procedure:
1. Connect the circuit as shown in fig.1
2. In each case apply 10 V P-P, 1KHz Sine wave I/P using a signal generator.
3. O/P is taken across the load RL.
4. Observe the O/P waveform on the CRO and compare with I/P waveform.
5. Sketch the I/P as well as O/P waveforms and mark the numerical values.
6. Note the changes in the O/P due to variations in the reference voltage V R = 2V, 3V..
7. Obtain the transfer characteristics of Fig.1, by keeping CRO in X-Y mode.
8. Repeat the above steps for all the circuit.
Precautions:
1. Set the CRO O/P channel in DC mode always.
2. Observe the waveform simultaneously by keeping common ground.
3. See that there is no DC component in the I/P.
4. To find transfer characteristics apply input to the X-Channel, O/P to Y-Channel, adjust the dot at
the center of the screen when CRO is in X-Y mode. Both the channels must be in ground, then
remove ground and plot the transfer characteristics.
Apparatus:
1. Function Generator.
2. Bread board
3. Connecting patch cards.
4. CRO
5. RPS
6. Resistors ( 100 K )
7. Diodes (1N4007)
8. Capacitor (0.1f)
Theory:
Procedure:
1. Connect the circuit as shown in fig.1.
2. Apply a Sine wave of 10VP-P, 1 KHz at the input terminals with the help of Signal Generator.
3. Observe the I/P & O/P waveforms of CRO and plot the waveforms and mark the values with V R =
2 V, 3V
4. O/P is taken across the load RL.
5. Repeat the above steps for all clamping circuits as shown.
6. Waveforms are drawn assuming diode is ideal.
-5V
C1 V0
0.5V t
V1 0.1uF R1
10V D1
7.07V_rms
1N4007GP
100kohm V0
1000Hz
0Deg
-9.5V
C1 V0
9.5V
V1 0.1uF R1
10V
7.07V_rms
D1
100kohm V0 5V
1000Hz 1N4007GP
0Deg
-0.5V t
C1
V0
0.1uF D1 t
V1
1N4007GP
R1 -1.5V
10V
7.07V_rms 100kohm V0
1000Hz
V2
0Deg
2V
-6.5V
-11.5V
Result:
Different types of clamping circuits are studied and observed the response for different combinations of V R
and diodes.
Apparatus Required:
Resistors 1KΩ 2
Breadboard 1
Connecting wires
CIRCUIT DIAGRAM:
PROCEDURE:
Input characteristics:
1. Connections are made as per the circuit diagram.
2. For plotting the input characteristics, set V CB = 0V and vary VEE gradually in
steps and note down the corresponding I E and VEB.
3. Repeat the above step by keeping VCB at 4V, 6V, and 10V.
4. Tabulate the readings.
5. Plot the graph between V EB and IE for constant VCB.
Output characteristics:
1. Connections are made as per the circuit diagram.
2. For plotting the output characteristics, set I E = 2 mA and vary VCC gradually
in steps and note down the corresponding I C and VCB.
3. Repeat the above step by keeping IE = 4 mA, 6 mA.
4. Tabulate the readings.
5. Plot the graph between VCB and IC for constant IE.
Input characteristics:
Sl No VCB=0V VCB=4V VCB=6V
VEB(V) IE(mA) VEB(V) IE(mA) VEB(V) IE(mA)
1
2
3
.
.
.
.
30
Output characteristics:
Sl No IE = 2mA IE = 4mA IE = 6mA
VCB(V) IC(mA) VCB(V) IC(mA) VCB(V) IC(mA)
1
2
3
.
.
.
.
30
Calculations:-
PRECAUTIONS:
1. The supply voltages should not exceed the rating of the transistor.
2. Meters should be connected properly according to their polarities.
RESULT:
1. The input and output characteristics of the transistor are drawn.
2. The of the given transistor is calculated.
Viva questions:
1. What is the range of for the transistor?
2. Draw the input and output characteristics of the transistor in CB
configuration?
3. Identify various regions in output characteristics?
4. What is the relation between and β?
5. What are the applications of CB configuration?
6. What are the input and output impedances of CB configuration?
7. Define (alpha)?
8. What is EARLY effect?
9. Draw diagram of CB configuration for PNP transistor?
10. What is the power gain of CB configuration?
Aim:
1. To draw the input and output characteristics of transistor connected in
CE configuration.
Circuit Diagram:
Procedure:
Input Charecterstics:
1. Connect the circuit as per the circuit diagram.
2. For plotting the input characteristics the output voltage V CE is kept constant
at 0V and for different values of V BE note down the values of IC.
3. Repeat the above step by keeping VCE at 2V and 4V.
4. Tabulate all the readings.
5. Plot the graph between V BE and IB for constant VCE
Output Characterstics:
1. Connect the circuit as per the circuit diagram.
2. For plotting the output characteristics the input current I B is kept constant at
10μA and for different values of VCE note down the values of I C. Repeat the
above step by keeping IB at 75μA 100μA
3. Tabulate the all the readings.
4. Plot the graph between VCE and IC for constant IB
Observations:
Input characteristics:
Sl No VCE=0V VCE=4V VCE=6V
VEB(V) IB(μA) VEB(V) IB(μA) VEB(V) IB(μA)
1
2
3
.
.
.
.
30
Output characteristics:
Sl No IB = 2μA IB = 4μA IB = 6μA
VCE(V) IC(mA) VCE(V) IC(mA) VCE(V) IC(mA)
1
2
3
.
.
.
.
30
Precautions:
1. The supply voltage should not exceed the rating of the transistor
2. Meters should be connected properly according to their polarities
Result:
1. The input and out put characteristics of a transistor in CE configuration are
Drawn.
2. The β of a given transistor is calculated
VIVA QUESTIONS:
1. What is the range of β for the transistor?
2. What are the input and output impedances of CE configuration?
3. Identify various regions in the output characteristics?
4. what is the relation between and β?
5. Define current gain in CE configuration?
6. Why CE configuration is preferred for amplification?
7. What is the phase relation between input and output?
8. Draw diagram of CE configuration for PNP transistor?
9. What is the power gain of CE configuration?
10. What are the applications of CE configuration?
2. To find the FET parameters drain resistance (rd), amplification factor (μ), and
transconductance (gm) of the given FET.
Apparatus Required:
Circuit Diagram:-
Procedure:
To obtain drain characteristics:
1. All the connections are made as per the circuit diagram.
2. To plot the drain characteristics, keep V GS constant at 0V (VGS can be set 0V by
short circuiting the terminals of input power supply).
3. Vary the drain voltage (VDD) and observe the values of source voltage (V DS) and
drain current ID) and note down values in convenient steps.
4. Repeat the above step 3 for different values of VGS at -1V and -2V.
5. All the readings are tabulated and plot the graph V DS verses ID for a constant
VGS.
Model Graph:
Drain ctaracteristic
Observations:
Drain characteristics:
Transfer characteristics:
Precautions:
1. The three terminals of the FET must be care fully identified
2. Practically FET contains four terminals, which are called source, drain,
Gate, substrate.
3. Source and case should be short circuited.
4. Voltages exceeding the ratings of the FET should not be applied.
Result :
1. The drain and transfer characteristics of a given FET are drawn
2. The dynamic resistance (rd), amplification factor (μ) and
Transconductance (g m) of the given FET are calculated.
VIVA QUESTIONS:
1. What are the advantages of FET?
2. Different between FET and BJT?
3. Explain different regions of V-I characteristics of FET?
4. What are the applications of FET?
5. What are the types of FET?
6. Draw the symbol of FET.
7. What are the disadvantages of FET?
8. What are the parameters of FET?
2. To find the FET parameters drain resistance (rd), amplification factor (μ), and
transconductance (gm) of the given FET.
Apparatus Required:
Circuit Diagram:-
Procedure:
To obtain drain characteristics:
13. All the connections are made as per the circuit diagram.
14. To plot the drain characteristics, keep V GS constant at 0V (VGS can be set
0V by short circuiting the terminals of input power supply).
15. Vary the drain voltage (VDD) and observe the values of source voltage (V DS)
and drain current ID) and note down values in convenient steps.
16. Repeat the above step 3 for different values of VGS at -1V and -2V.
17. All the readings are tabulated and plot the graph V DS verses ID for a
constant VGS.
Model Graph:
Drain ctaracteristic
Observations:
Drain characteristics:
Transfer characteristics:
Precautions:
1. The three terminals of the FET must be care fully identified
2. Practically FET contains four terminals, which are called source, drain,
Gate, substrate.
3. Source and case should be short circuited.
4. Voltages exceeding the ratings of the FET should not be applied.
Result :
1. The drain and transfer characteristics of a given FET are drawn
2. The dynamic resistance (rd), amplification factor (μ) and
Transconductance (g m) of the given FET are calculated.
VIVA QUESTIONS:
1. What are the advantages of FET?
2. Different between FET and BJT?
3. Explain different regions of V-I characteristics of FET?
4. What are the applications of FET?
5. What are the types of FET?
6. Draw the symbol of FET.
7. What are the disadvantages of FET?
8. What are the parameters of FET?
Apparatus:
Theory:
When the I/P voltage Vi is negative or zero, transistor is cut-off and no current
flows through Rc hence V0 VCC when I/P Voltage Vi jumps to positive voltage,
transistor will be driven into saturation. Then
V0 = Vcc – ICRC VCESat
Design procedure:
VCC VCESat
When Q is ON RC =
I C max
= (10-0.2) / 10 mA = 1K
IB ICmax / hfe
10mA / 50
IB 0.2 mA
1
Circuit diagram:
Procedure:
Precautions:
1. When you are measuring O/P waveform at collector and base, keep the
CRO in DC mode.
2. When you are measuring VBE Sat, VCE Sat keep volts/div switch at either 0.2
or 0.5 position.
3. When you are applying the square wave see that there is no DC voltage in
that. This can be checked by CRO in either AC or DC mode, there should
not be any jumps/distortion in waveform on the screen.
2
Expected waveforms:
Result:
Transistor as a switch has been designed and O/P waveforms are observed.
3
Viva Questions:
4
10.Characteristics of Zener diode as Voltage regulator
AIM:
To volt-ampere characteristics of a given Zener diode, breakdown voltage, voltage
regulation of a given zener diode and Dynamic reverse bias resistance at breakdown
voltage.
Apparatus Required:
CIRCUIT DIAGRAM:-
A zener diode is heavily doped p-n junction diode, specially made to operate in the
break down region. A p-n junction diode normally does not conduct when reverse
biased. But if the reverse bias is increased, at a particular voltage it starts
conducting heavily. This voltage is called Break down Voltage. High current through
PROCEDURE:
Forward bias:-
1. Connections are made as per the circuit diagram.
2. For forward bias, the DC power supply +ve terminal is connected to the anode
of the diode and –ve terminal is connected to the cathode of the zener diode
using BZX5V or BZX8V.
3. Switch on the power supply and increases the input voltage gradually in Steps.
4. Note down the corresponding current flowing through the diode (in mA) and
voltage across the diode for each and every step of the input voltage and
tabulate the readings.
5. Graph is plotted between voltage and current.
6. From the graph calculate cut-in voltage, Static resistance and Dynamic
resistances.
Reverse bias:-
1. Connections are made as per the circuit diagram.
2. For reverse bias, the DC power supply +ve terminal is connected to the cathode
of the diode and-ve terminal is connected to the anode of the zener diode using
BZX5V or BZX8V.
3. Switch on the power supply and increases the input voltage gradually in Steps.
4. Note down the corresponding current flowing through the diode (in µA) and
voltage across the diode for each and every step of the input voltage.
5. The reading of voltage and current are tabulated.
Graph is plotted between voltage and current, and from the graph calculate the
Breakdown voltage.
Calculations
From the graph at a given operating point we can determine the static
resistance (Rd) and dynamic resistance (r d).
Precautions:
1. The terminals of the zener diode should be properly identified
2. While determined the load regulation, load should not be immediately shorted.
3. Should be ensured that the applied voltages & currents do not exceed the
ratings of the diode.
RESULT:
Static characteristics of zener diode are obtained and drawn.
Percentage regulation of zener diode is calculated.
CIRCUIT DIAGRAM:
Characteristic curve:
IAK
IG=I
VBR
VBO VAK
PROCEDURE:
RESULT: The values of VAK and IAK are noted down, plotted and SCR forward
resistance is found. The values obtained are verified.
12. UJT Characteristics and identify negative region
Aim:
To study the operation of UJT Relaxation Oscillator
Apparatus:
1.Resistors (470E, 220E, 100K Potentiometer)
2.Capacitors (.01F,0.1F, 1F)
3.Cathode Ray Oscilloscope
4.Bread board
Circuit diagram:
Theory:
The UJT exhibits a negative resistance characteristics, it can be used to provide time
delayed trigger pulses for activating other devices like SCR. The basic trigger circuit is shown
in the figure.
The external resistances RB1 and RB2 are of the UJT base. The emitter potential Ve is
varied depending on the charging rate of capacitor C. The Charging resistance Rc should be
such that the load line intersects the device characteristics only , in the negative resistance
region AB. If the Rc load line intersects the device characteristics either in region PR or in BQ
,the resulting operating point will be stable and the circuit will not oscillate. This sets the max
and minimum limits on the permissible values of Rc.
As the Capacitor charges, when the emitter voltage goes to the peak point voltage
(Vb +VD ) , regeneration will start and the capacitor will discharges through resistor RB1. The
rise time of the output pulse will depend on the switching speed of the UJT, and the duration
will be proportional to the time constant RB1C of the discharge circuit. The emitter –base -1
diode will again be reverse biased until the capacitor is charged to (Vb +VD ) . The output
pulses are shown in figure and the duration and their period T is given by T = RC
ln (1/1-)
Procedure:
1. Connect the circuit as shown in figure. Apply 15V DC power supply to the circuit.
2. Observe the output pulses on the CRO at B1, B2 and Ve (Vc).
3. Vary the time constant (RC) by varying capacitance value and potentiometer value (R)
,observe the variations in the out pulses on the CRO at B1, B2 and Ve (Vc).
4. Plot the graphs as shown in the expected waveforms.
Expected waveforms:
The UJT relaxation oscillator output wave forms are as shown in the figure .
Result: The waveforms are plotted as shown and the practical T is verified to the theoretical
value.
Questions: -
LDR 1K Ω 1
2
1
Bread
3 1
Board
4 Wires
Theory:
Photodiode
A silicon photodiode is a solid state light detector that consists of a shallow
diffused P-N junction with connections provided to the out side world. When the
top surface is illuminated, photons of light penetrate into the silicon to a depth
determined by the photon energy and are absorbed by the silicon generating
electron-hole pairs.
The electron-hole pairs are free to diffuse (or wander) throughout the bulk of the
photodiode until they recombine. The average time before recombination is the
“minority carrier lifetime”.
At the P-N junction is a region of strong electric field called the depletion region.
It is formed by the voltage potential that exists at the P-N junction. Those light
generated carriers that wander into contact with this field are swept across the
junction.
If an external connection is made to both sides of the junction a photo induced
current will flow as long as light falls upon the photodiode. In addition to the
photocurrent, a voltage is produced across the diode. In effect, the photodiode
functions exactly like a solar cell by generating a current and voltage when
exposed to light.
Procedure:
Photodiode:
Connect circuit as shown in figure
Maintain a known distance between the bulb and photodiode say 5cm
Set the voltage of the bulb,vary the voltage of the diode in steps of 1 volt and note
down the diode current Ir.
Repeat above procedure for VL=4V,6V,etc.
Plot the graph :Vd Vs Ir for constant VL
Tabulation
S. No VD(V) IR (mA)
Result:
The characteristics of Photodiode is to be tabulated and the graphs are plotted
14.SOLAR CELL Characteristics
AIM:
APPARATUS:
THEORY:
mA
S.CELL
PROCEDURE:
1. Connect 10k Ohms between the (-) and (+) terminals of the solar cell.
2. Focus bright light on the solar cell.
3. Measure the voltage between the terminals of the solar cell
and also the current through the resistance.
4. Repeat steps 2 & 3 for different values of the resistors provided on the
trainer.
5. Note the effect of increased resistance in series with the solar cell.
6. Plot graph with voltage on X-axis and current on Y-axis
OBSERVATION TABLE:
For R = Ω For R = Ω
S.No. Voltage Current Voltage Current
(V) (mA) (V) (mA)
MODEL GRAPH:
PRECAUTIONS:
RESULT:
3. Error Value
AIM : To study of V/ I (Electrical ) characteristics and L/ I ( optical ) characteristics ofLight Emitting Diode.
APPRATURS :
When a PN junction diode is forward biased , the potential barrier is lowered and themajority charge carriers start
crossing the junction. A PN junction diode, which emitslight on forward biasing, is known as light emitting diode. The
emitted light may be inthe visible range or invisible range and the intensity of light depends on the applied potential.
PRINCIPLE: -
In a PN junction charge carrier recombination takes place when the electrons cross from the n-layer to the P-layer. The
electrons are in the conduction band on the p-sidewhile holes are in the valence band on the p-side. The conduction band
has a higher energylevel compared to the valence band and so when the electrons recombine with ahole the difference in
energy is given out in the form of heat or light. In case of silicon orgermanium, the energy dissipation is in the form of
heat, whereas in case of gallium- arsenide and gallium phosphide, it is in the form of light. But this light is in the
invisibleregion & so these materials cannot be used in the manufacture of LED. Hence gallium –arsenide phosphide
which emits light in the visible region is used to manufacture an LED.
CONSTRUCTION: -
An n-type layer is grown on a substance and a p-type layer is grown over it bydiffusionprocess. The P-layer is kept at the
top because carrier recombination takes place in it. The terminals anode and cathode are taken out of the n-layer and P-
layer respectively. The anode connections are made at the edge in order to provide more surface area for
the emission of light. A metal film is applied to the bottom of substance to reflect light to the surface of the device
and also to provide connection for the cathode terminal. Finally the structure are provided with an encapsulated
(cover) to protect them from destruction.
CIRCUIT DIAGRAM:
200
LED 20V DVM
TABULAR FORM FOR V/I CHARACRISTICS :
(mV) (mA)
MODEL GRAPH:
Procedure for L/I characteristics of a Light emitting diode:
1. Connect the Light emitting diode circuit as shown below:
2. Slowly increase supply voltage using variable Power supply coarse and fine knobs.
3. Note down the optical power measured by the optical power meter in mW at increasing
current through the Light emitting diode of 1mA to 20 mA at 1 mA step.
4. Do not exceed current limit of 30mA else the Light emitting diode may get damaged.
5. Plot a graph of Light emitting diode intensity V/s Light emitting diode current asshown
in figure2
100
LED Inbuilt
Optical
power meter
+
200mA
TABULAR FORM:
(mA) (mcd)
MODEL GRAPH :
PRECAUSTIONS:
RESULT :
VIVA QUESTIONS: