MaxFreq Qs
MaxFreq Qs
Fig. 1
Fig. 2
2. Find the maximum clock frequency for the circuit below. Assume a
combinational delay of 5ns, a flip flop setup time of tsu = 2.5ns, a hold time of
th = 1ns, and a clock-to-output time of 8ns.
Fig. 3
3. Find the maximum clock frequency for the circuit below. Assume a gate delay
of 2 ns for any logic gate, a flip flop setup time of tsu = 2 ns, a hold time of th
= 1 ns, and a clock-to-output time of 1 ns.
Fig. 4