Motorola MVME5100

VME / VME64 Single Board Computer

In Stock

Used and in Excellent Condition

Open Web Page

https://www.artisantg.com/75533-9

Al
lt
rademar
ks,br
andnames
,andbr
andsappear
ingher
einar
ethepr
oper
tyoft
hei
rres
pec
ti
veowner
s.

•Cri
ti
calandexpedi
tedser
vic
es •Webuyyourexces
s,under
uti
li
zed,andi
dleequi
pment
•I
ns t
ock/Ready-t
o-shi
p •Ful
l
-ser
vic
e,i
ndependentr
epai
rc ent
er
Artisan Scientific Corporation dba Artisan Technology Group is not an affiliate, representative, or authorized distributor for any manufacturer listed herein.
 MVME5100
Single Board Computer

Installation and Use

V5100A/IH3

April 2002 Edition

 © Copyright 1999, 2000, 2001, 2002 Motorola, Inc.
All rights reserved.
Printed in the United States of America.
Motorola and the Motorola logo are registered trademarks and AltiVec is a trademark of
Motorola, Inc.
All other products mentioned in this document are trademarks or registered trademarks of
their respective holders.
 Safety Summary
The following general safety precautions must be observed during all phases of operation, service, and repair of this
equipment. Failure to comply with these precautions or with specific warnings elsewhere in this manual could result
in personal injury or damage to the equipment.
The safety precautions listed below represent warnings of certain dangers of which Motorola is aware. You, as the
user of the product, should follow these warnings and all other safety precautions necessary for the safe operation of
the equipment in your operating environment.

Ground the Instrument.

To minimize shock hazard, the equipment chassis and enclosure must be connected to an electrical ground. If the
equipment is supplied with a three-conductor AC power cable, the power cable must be plugged into an approved
three-contact electrical outlet, with the grounding wire (green/yellow) reliably connected to an electrical ground
(safety ground) at the power outlet. The power jack and mating plug of the power cable meet International
Electrotechnical Commission (IEC) safety standards and local electrical regulatory codes.

Do Not Operate in an Explosive Atmosphere.

Do not operate the equipment in any explosive atmosphere such as in the presence of flammable gases or fumes.
Operation of any electrical equipment in such an environment could result in an explosion and cause injury or damage.

Keep Away From Live Circuits Inside the Equipment.

Operating personnel must not remove equipment covers. Only Factory Authorized Service Personnel or other
qualified service personnel may remove equipment covers for internal subassembly or component replacement or any
internal adjustment. Service personnel should not replace components with power cable connected. Under certain
conditions, dangerous voltages may exist even with the power cable removed. To avoid injuries, such personnel
should always disconnect power and discharge circuits before touching components.

Use Caution When Exposing or Handling a CRT.

Breakage of a Cathode-Ray Tube (CRT) causes a high-velocity scattering of glass fragments (implosion). To prevent
CRT implosion, do not handle the CRT and avoid rough handling or jarring of the equipment. Handling of a CRT
should be done only by qualified service personnel using approved safety mask and gloves.

Do Not Substitute Parts or Modify Equipment.

Do not install substitute parts or perform any unauthorized modification of the equipment. Contact your local
Motorola representative for service and repair to ensure that all safety features are maintained.

Observe Warnings in Manual.

Warnings, such as the example below, precede potentially dangerous procedures throughout this manual. Instructions
contained in the warnings must be followed. You should also employ all other safety precautions which you deem
necessary for the operation of the equipment in your operating environment.

To prevent serious injury or death from dangerous voltages, use extreme

caution when handling, testing, and adjusting this equipment and its
Warning components.
 Flammability
All Motorola PWBs (printed wiring boards) are manufactured with a flammability rating
of 94V-0 by UL-recognized manufacturers.

EMI Caution

This equipment generates, uses and can radiate electromagnetic energy. It

! may cause or be susceptible to electromagnetic interference (EMI) if not
Caution installed and used with adequate EMI protection.

Lithium Battery Caution

This product contains a lithium battery to power the clock and calendar circuitry.

Danger of explosion if battery is replaced incorrectly. Replace battery only

! with the same or equivalent type recommended by the equipment
Caution manufacturer. Dispose of used batteries according to the manufacturer’s
instructions.

Il y a danger d’explosion s’il y a remplacement incorrect de la batterie.

! Remplacer uniquement avec une batterie du même type ou d’un type
Attention équivalent recommandé par le constructeur. Mettre au rebut les batteries
usagées conformément aux instructions du fabricant.

Explosionsgefahr bei unsachgemäßem Austausch der Batterie. Ersatz nur

! durch denselben oder einen vom Hersteller empfohlenen Typ. Entsorgung
Vorsicht gebrauchter Batterien nach Angaben des Herstellers.
 CE Notice (European Community)
Motorola Computer Group products with the CE marking comply with the EMC Directive
(89/336/EEC). Compliance with this directive implies conformity to the following
European Norms:
EN55022 “Limits and Methods of Measurement of Radio Interference Characteristics
of Information Technology Equipment”; this product tested to Equipment Class B
EN55024 “Information technology equipment—Immunity characteristics—Limits and
methods of measurement”
Board products are tested in a representative system to show compliance with the above
mentioned requirements. A proper installation in a CE-marked system will maintain the
required EMC performance.
In accordance with European Community directives, a “Declaration of Conformity” has
been made and is available on request. Please contact your sales representative.

Notice
While reasonable efforts have been made to assure the accuracy of this document,
Motorola, Inc. assumes no liability resulting from any omissions in this document, or from
the use of the information obtained therein. Motorola reserves the right to revise this
document and to make changes from time to time in the content hereof without obligation
of Motorola to notify any person of such revision or changes.
Electronic versions of this material may be read online, downloaded for personal use, or
referenced in another document as a URL to the Motorola Computer Group website. The
text itself may not be published commercially in print or electronic form, edited, translated,
or otherwise altered without the permission of Motorola, Inc.
It is possible that this publication may contain reference to or information about Motorola
products (machines and programs), programming, or services that are not available in your
country. Such references or information must not be construed to mean that Motorola
intends to announce such Motorola products, programming, or services in your country.
 Limited and Restricted Rights Legend
If the documentation contained herein is supplied, directly or indirectly, to the U.S.
Government, the following notice shall apply unless otherwise agreed to in writing by
Motorola, Inc.
Use, duplication, or disclosure by the Government is subject to restrictions as set forth in
subparagraph (b)(3) of the Rights in Technical Data clause at DFARS 252.227-7013
(Nov. 1995) and of the Rights in Noncommercial Computer Software and Documentation
clause at DFARS 252.227-7014 (Jun. 1995).
Motorola, Inc.
Computer Group
2900 South Diablo Way
Tempe, Arizona 85282
 Contents

About This Manual

Summary of Changes ...............................................................................................xviii
Overview of Contents ................................................................................................xix
Comments and Suggestions ........................................................................................ xx
Conventions Used in This Manual .............................................................................xxi
Terminology........................................................................................................xxi

CHAPTER 1 Hardware Preparation and Installation

Introduction................................................................................................................1-1
Getting Started ...........................................................................................................1-1
Overview and Equipment Requirements ............................................................1-1
Unpacking Instructions .......................................................................................1-2
Preparation .................................................................................................................1-3
Hardware Configuration .....................................................................................1-3
Jumper Settings...................................................................................................1-5
PMC/SBC Mode Selection..........................................................................1-5
System Considerations........................................................................................1-7
Installation..................................................................................................................1-8
PMC Modules ...................................................................................................1-10
Primary PMCspan.............................................................................................1-12
Secondary PMCspan.........................................................................................1-14
MVME5100 ......................................................................................................1-16

CHAPTER 2 Operation
Introduction................................................................................................................2-1
Switches and Indicators .............................................................................................2-1
ABT/RST Switch................................................................................................2-1
Abort Function.............................................................................................2-1
Reset Function .............................................................................................2-2
Safe Restart..................................................................................................2-2
Status Indicators..................................................................................................2-3
RST Indicator (DS1)....................................................................................2-3
CPU Indicator (DS2) ...................................................................................2-3
Connectors ..........................................................................................................2-3

vii
 10/100BASET Ports.................................................................................... 2-3
DEBUG Port ............................................................................................... 2-4
System Power-up ....................................................................................................... 2-4
Initialization Process .......................................................................................... 2-4

CHAPTER 3 PPCBug Firmware

Introduction ............................................................................................................... 3-1
PPCBug Overview..................................................................................................... 3-1
Implementation and Memory Requirements ...................................................... 3-3
Using PPCBug ........................................................................................................... 3-3
Hardware and Firmware Initialization................................................................ 3-4
Default Settings ......................................................................................................... 3-6
CNFG – Configure Board Information Block.................................................... 3-7
ENV – Set Environment ..................................................................................... 3-7
Configuring the PPCBug Parameters.......................................................... 3-8
LED/Serial Startup Diagnostic Codes .............................................................. 3-16
Configuring the VMEbus Interface .................................................................. 3-17
Firmware Command Buffer ............................................................................. 3-21
Standard Commands................................................................................................ 3-22
Diagnostics ....................................................................................................... 3-26

CHAPTER 4 Functional Description

Introduction ............................................................................................................... 4-1
Features Summary ..................................................................................................... 4-1
Features Descriptions ................................................................................................ 4-3
General ............................................................................................................... 4-3
Processor ............................................................................................................ 4-5
System Memory Controller and PCI Host Bridge.............................................. 4-5
Memory .............................................................................................................. 4-5
Flash Memory ............................................................................................. 4-5
ECC SDRAM Memory ............................................................................... 4-6
P2 Input/Output (I/O) Modes ............................................................................. 4-7
Input/Output Interfaces....................................................................................... 4-7
Ethernet Interface ........................................................................................ 4-7
VMEbus Interface ....................................................................................... 4-8
Asynchronous Communications ................................................................. 4-8
Real-Time Clock & NVRAM & Watchdog Timer..................................... 4-8
Timers ......................................................................................................... 4-8
Interrupt Routing ......................................................................................... 4-8

viii
 IDSEL Routing ............................................................................................4-9

CHAPTER 5 Pin Assignments

Introduction................................................................................................................5-1
Summary.............................................................................................................5-1
Jumper Settings ..........................................................................................................5-2
Connectors .................................................................................................................5-3
IPMC761 Connector (J3) Pin Assignments........................................................5-3
Memory Expansion Connector (J8) Pin Assignments........................................5-4
PCI Expansion Connector (J25) Pin Assignments .............................................5-8
PCI Mezzanine Card (PMC) Connectors..........................................................5-11
VMEbus Connectors P1 & P2 Pin Assignments (PMC mode) ........................5-24
VMEbus P1 & P2 Connector Pin Assignments (SBC Mode) ..........................5-26
10BaseT/100BaseTx Connector Pin Assignments ...........................................5-30
COM1 and COM2 Connector Pin Assignments...............................................5-31

CHAPTER 6 Programming the MVME51xx

Introduction................................................................................................................6-1
Memory Maps ............................................................................................................6-1
Processor Bus Memory Map...............................................................................6-2
Default Processor Memory Map..................................................................6-2
Processor Memory Map...............................................................................6-3
PCI Memory Map ........................................................................................6-4
VME Memory Map .....................................................................................6-5
PCI Local Bus Memory Map..............................................................................6-5
VMEbus Memory Map .......................................................................................6-5
Establishing Addressability on the VMEbus...............................................6-6
Programming Considerations.....................................................................................6-7
PCI Arbitration ...................................................................................................6-8
Interrupt Handling.............................................................................................6-10
DMA Channels .................................................................................................6-12
Sources of Reset................................................................................................6-12
Endian Issues ....................................................................................................6-14
Processor/Memory Domain .......................................................................6-14
PCI Domain ...............................................................................................6-14
VMEbus Domain .......................................................................................6-15

ix
APPENDIX A Specifications
General Specifications .............................................................................................. A-1
Power Requirements................................................................................................. A-2
Cooling Requirements .............................................................................................. A-3

APPENDIX B Troubleshooting
Solving Startup Problems ......................................................................................... B-1

APPENDIX C RAM500 Memory Expansion Module

Overview................................................................................................................... C-1
Features..................................................................................................................... C-1
Functional Description ............................................................................................. C-2
RAM500 Description ........................................................................................ C-2
SROM................................................................................................................ C-5
Host Clock Logic............................................................................................... C-5
RAM500 Module Installation................................................................................... C-5
RAM500 Connectors ................................................................................................ C-7
Bottom Side Memory Expansion Connector (P1)............................................. C-7
Top Side Memory Expansion Connector (J1) ................................................. C-10
RAM500 Programming Issues ............................................................................... C-12
Serial Presence Detect (SPD) Data ................................................................. C-13

APPENDIX D Related Documentation

Motorola Computer Group Documents .................................................................... D-1
Manufacturers’ Documents ...................................................................................... D-2
Related Specifications .............................................................................................. D-4

x
 List of Figures

Figure 1-1. MVME5100 Layout ................................................................................1-9

Figure 1-2. MVME5100 Installation and Removal From a VMEbus Chassis ........1-11
Figure 1-3. Typical PMC Module Placement on an MVME5100 ...........................1-11
Figure 1-4. PMCspan-002 Installation on an MVME5100 .....................................1-13
Figure 1-5. PMCspan-010 Installation on a PMCspan-002/MVME5100 ...............1-15
Figure 2-1. Boot-Up Sequence ..................................................................................2-5
Figure 4-1. MVME5100 Block Diagram...................................................................4-4
Figure 6-1. VMEbus Master Mapping .......................................................................6-9
Figure 6-2. MVME51xx Interrupt Architecture ......................................................6-11
Figure C-1. RAM500 Block Diagram ..................................................................... C-4
Figure C-2. RAM500 Module Placement on MVME5100 ..................................... C-6

xi
 List of Tables

Table 1-1. Manually Configured Headers/Jumpers ...................................................1-4

Table 3-1. Debugger Commands..............................................................................3-22
Table 3-2. Diagnostic Test Groups...........................................................................3-27
Table 4-1. MVME5100 General Features..................................................................4-1
Table 5-1. Jumper Switches and Settings...................................................................5-2
Table 5-2. IPMC761 Connector Pin Assignments .....................................................5-3
Table 5-3. Memory Expansion Connector Pin Assignments .....................................5-4
Table 5-4. PCI Expansion Connector Pin Assignments.............................................5-8
Table 5-5. PMC Slot 1 Connector (J11) Pin Assignments.......................................5-11
Table 5-6. PMC Slot 1 Connector (J12) Pin Assignments.......................................5-13
Table 5-7. PMC Slot 1 Connector (J13) Pin Assignments.......................................5-14
Table 5-8. PMC Slot 1 Connector (J14) Pin Assignments.......................................5-16
Table 5-9. PMC Slot 2 Connector (J21) Pin Assignments.......................................5-18
Table 5-10. PMC Slot 2 Connector (J22) Pin Assignments.....................................5-19
Table 5-11. PMC Slot 2 Connector (J23) Pin Assignments.....................................5-21
Table 5-12. PMC Slot 2 Connector (J24) Pin Assignments.....................................5-22
Table 5-13. VMEbus Connector P2 Pin Assignments (PMC Mode).......................5-24
Table 5-14. VMEbus P2 Connector Pinouts with IPMC761 ...................................5-26
Table 5-15. VMEbus Connector P2 Pinout with IPMC712.....................................5-28
Table 5-16. 10BaseT/100BaseTX Connector Pin Assignment ................................5-30
Table 5-17. COM1 (J19) Connector Pin Assignments ............................................5-31
Table 5-18. COM2 (J5) Connector Pin Assignments ..............................................5-31
Table 6-1. Default Processor Memory Map...............................................................6-2
Table 6-2. Suggested CHRP Memory Map ...............................................................6-3
Table 6-3. Hawk PPC Register Values for Suggested Memory Map.........................6-4
Table 6-4. PCI Arbitration Assignments..................................................................6-10
Table 6-5. Classes of Reset and Effectiveness .........................................................6-13
Table A-1. MVME5100 Specifications ...................................................................A-1
Table A-2. Power Consumption ..............................................................................A-2
Table B-1. Troubleshooting Problems ..................................................................... B-1
Table C-1. RAM500 Feature Summary ................................................................... C-1
Table C-2. RAM500 SDRAM Memory Size Options ............................................. C-3
Table C-3. RAM500 Bottom Side Connector (P1) Pin Assignments ...................... C-8
Table C-4. RAM500 Top Side Connector (J1) Pin Assignments .......................... C-10

xiii
 Table D-1. Motorola Computer Group Documents ................................................. D-1
Table D-2. Manufacturers’ Documents ................................................................... D-2
Table D-3. Related Specifications ........................................................................... D-4

xiv
About This Manual
The MVME5100 Single Board Computer Installation and Use manual
provides the information you will need to install and configure your
MVME5100 single board computer. It provides specific preparation and
installation information and data applicable to the board.
The MVME5100 is a high-performance VME single board computer
featuring the Motorola Computer Group (MCG) PowerPlus II architecture
with your choice of processors.
As of the printing date of this manual, the MVME5100 is available in the
configurations shown below.

Model Number Description

All models of the MVME51xx are available with either VME Scanbe front panel (-xxx1) or
IEEE 1101 compatible front panel (-xxx3).
450 MHz MPC750 Class Commercial Models
MVME5100-013x 450 MHz MPC750 class, 64MB ECC SDRAM, 17MB Flash and 1MB L2
cache
MVME5100-016x 450 MHz MPC750 class, 512MB ECC SDRAM, 17MB Flash and 1MB
L2 cache
400 MHz MPC755 Class Extended Temperature Models
MVME5106-114x 400 MHz MPC755 class, 128MB ECC SDRAM and 1MB L2 cache
MVME5106-115x 400 MHz MPC755 class, 256MB ECC SDRAM and 1MB L2 cache
MVME5106-116x 400 MHz MPC755 class, 512MB ECC SDRAM and 1MB L2 cache
400 MHz MPC7400 Commercial Models
MVME5101-013x 400 MHz MPC7400, 64MB ECC SDRAM, 17MB Flash and 1MB L2
cache
MVME5101-016x 400 MHz MPC7400, 512MB ECC SDRAM, 17MB Flash and 1MB L2
cache
MVME5101-213x 400 MHz MPC7400, 64MB ECC SDRAM, 17MB Flash and 2MB L2
cache
MVME5101-214x 400 MHz MPC7400, 128MB ECC SDRAM, 17MB Flash and 2MB L2
cache

xv
 Model Number Description
MVME5101-216x 400 MHz MPC7400, 512MB ECC SDRAM, 17MB Flash and 2MB L2
cache
400 and 500 MHz MPC7410 Commercial Models
MVME5110-213x 400 MHz MPC7410, 64MB ECC SDRAM and 2MB L2 cache
MVME5110-214x 400 MHz MPC7410, 128MB ECC SDRAM and 2MB L2 cache
MVME5110-215x 400 MHz MPC7410, 256MB ECC SDRAM and 2MB L2 cache
MVME5110-216x 400 MHz MPC7410, 512MB ECC SDRAM and 2MB L2 cache
MVME5110-223x 500 MHz MPC7410, 64MB ECC SDRAM and 2MB L2 cache
MVME5110-224x 500 MHz MPC7410, 128MB ECC SDRAM and 2MB L2 cache
MVME5110-225x 500 MHz MPC7410, 256MB ECC SDRAM and 2MB L2 cache
MVME5110-226x 500 MHz MPC7410, 512MB ECC SDRAM and 2MB L2 cache
500 MHz MPC7410 Extended Temperature Models
MVME5107-214x 500 MHz MPC7410, 128MB ECC SDRAM and 2MB L2 cache
MVME5107-215x 500 MHz MPC7410, 256MB ECC SDRAM and 2MB L2 cache
MVME5107-216x 500 MHz MPC7410, 512MB ECC SDRAM and 2MB L2 cache
MVME712M Compatible I/O
IPMC712-001 Multifunction rear I/O PMC module; Ultra Wide SCSI, one parallel port,
three sync and one sync/async serial ports.
MVME712M Transition module connectors: One DB-25 sync/async serial port, three
DB-25 async serial ports, one AUI connector, one D-36 parallel port, and
one 50-pin 8-bit SCSI; includes 3-row DIN P2 adapter module and cable.
MVME761 Compatible I/O
IPMC761-001 Multifunction rear I/O PMC module: Ultra Wide SCSI, one parallel port,
two async and two sync/async serial ports.
MVME761-001 Transition module: Two DB-9 async serial port connectors, two HD-26
sync/async serial port connectors, one HD-36 parallel port connector, one
RJ-45 10/100 Ethernet connector; includes 3-row DIN P2 adapter module
and cable (for 8-bit SCSI).
MVME761-011 Transition module: Two DB-9 async serial port connectors, two HD-26
sync/async serial port connectors, one HD-36 parallel port connector, and
one RJ-45 10/100 Ethernet connector; includes 5-row DIN P2 adapter
module and cable (for 16-bit SCSI); requires backplane with 5-row DIN
connectors.

xvi
Model Number Description
SIM232DCE or EIA-232 DCE or DTE serial interface module
DTE
SIM530DCE or EIA-530 DCE or DTE serial interface module
DTE
SIMV35DCE or V.35 DCE or DTE serial interface module
DTE
SIMX21DCE or X.21 DCE or DTE serial interface module
DTE
Related Products
Primary 32-bit PCI expansion, mates directly to the MVME5100
PMCspan-002 providing slots for either two single-wide or one double-wide PMC cards;
optional PMCspan-010.
PMCspan-010 Secondary 32-bit PCI expansion; plugs directly into PMCspan-002
providing two additional PMC slots
RAM500-004 Stackable (top) 64MB ECC SDRAM mezzanine
RAM500-006 Stackable (top) 256MB ECC SDRAM mezzanine
RAM500-016 Stackable (bottom) 256MB ECC SDRAM mezzanine

xvii
Summary of Changes
This is the third edition of the Installation and Use manual. It supersedes
the August 2001 edition and incorporates the following updates.

Date Doc. Rev Changes

03/2002 V5100A/IH3 New model numbers were added, which include the
MPC7410 and MPC755 class processors.
Clarifications to the SBC mode and the correlating
jumper settings were made in Chapter 1, Hardware
Preparation and Installation and throughout the
manual. Steps to generate a "safe restart" on page
2-4 were added. A clarification was added to page
4-3 concerning the type and availability of SCSI.
An application note concerning the Write Protect
function (J16) was added on page 4-6. A section
was added to Chapter 6, Programming the
MVME51xx about addressability between the
MVME5100 and the VMEbus. The Power
Requirements section on page A-2 was updated to
include the newest models.
08/2001 V5100A/IH2 A correction was made on page 1-5 to change the
explanation of the jumper settings for Flash Bank A
and B. Flash Bank B (0) is the factory setting.
Memory Map information was also added to
Chapter 6, Programming the MVME51xx.
Appendix A, Specifications was updated, and
Appendix C, RAM500 Memory Expansion Module
was added. Other corrections were made
throughout the manual. This section titled "About
this Manual" was also added.

xviii
Overview of Contents
The following paragraphs briefly describe the contents of each chapter.
Chapter 1, Hardware Preparation and Installation, provides a description
of the MVME5100 and its main integrated PMC and IPMC boards. The
remainder of the chapter includes an explanation of the installation
procedure, including preparation and jumper setting information.
Chapter 2, Operation, provides a description of the operational functions
of the MVME5100 including tips on applying power, a description of the
switch settings, the status indicators, I/O connectors, and system power up
information.
Chapter 3, PPCBug Firmware, provides an explanation of the debugger
firmware, PPCBug, on the MVME5100. The chapter includes an overview
of the firmware, a section on how to use PPCBug, a listing of the
initialization steps, a brief explanation of the two main configuration
commands CNFG and ENV, and a description of the standard
configuration parameters. A listing of the basic commands are also
provided.
Chapter 4, Functional Description, provides a summary of the
MVME5100 features, a block diagram, and a description of the major
functional areas.
Chapter 5, Pin Assignments, provides a listing of all connector and header
pin assignments for the MVME5100.
Chapter 6, Programming the MVME51xx, provides a description of the
memory maps on the MVME5100 including tables of default processor
memory maps, suggested CHRP memory maps, and Hawk PPC register
values for suggested memory maps. The remainder of the chapter provides
some programming considerations.
Appendix A, Specifications, provides the standard specifications for the
MVME5100, as well as some general information on cooling.
Appendix B, Troubleshooting, provides a brief explanation of the possible
resolutions for basic error conditions.

xix
 Appendix C, RAM500 Memory Expansion Module, provides a description
of the RAM500 memory expansion module, a list of features, a block
diagram of the module, a table of memory size allocations, an installation
procedure, and pinouts of the module’s top and bottom side connectors.
Appendix D, Related Documentation, provides a listing of related
documentation for the MVME5100, including vendor documentation and
industry related specifications.

Comments and Suggestions

Motorola welcomes and appreciates your comments on its documentation.
We want to know what you think about our manuals and how we can make
them better. Mail comments to:
Motorola Computer Group
Reader Comments DW164
2900 S. Diablo Way
Tempe, Arizona 85282
You can also submit comments to the following e-mail address:
reader-comments@mcg.mot.com
In all your correspondence, please list your name, position, and company.
Be sure to include the title and part number of the manual and tell how you
used it. Then tell us your feelings about its strengths and weaknesses and
any recommendations for improvements.

xx
Conventions Used in This Manual
The following typographical conventions are used in this document:
bold
is used for user input that you type just as it appears; it is also used for
commands, options and arguments to commands, and names of
programs, directories and files.
italic
is used for names of variables to which you assign values. Italic is also
used for comments in screen displays and examples, and to introduce
new terms.
courier
is used for system output (for example, screen displays, reports),
examples, and system prompts.
<Enter>, <Return> or <CR>
<CR> represents the carriage return or Enter key.
CTRL
represents the Control key. Execute control characters by pressing the
Ctrl key and the letter simultaneously, for example, Ctrl-d.

Terminology
A character precedes a data or address parameter to specify the numeric
format, as follows (if not specified, the format is hexadecimal):
0x Specifies a hexadecimal number
% Specifies a binary number
& Specifies a decimal number

An asterisk (*) following a signal name for signals that are level significant
denotes that the signal is true or valid when the signal is low.

xxi
 An asterisk (*) following a signal name for signals that are edge significant
denotes that the actions initiated by that signal occur on high to low
transition.
In this manual, assertion and negation are used to specify forcing a signal
to a particular state. In particular, assertion and assert refer to a signal that
is active or true; negation and negate indicate a signal that is inactive or
false. These terms are used independently of the voltage level (high or low)
that they represent. Data and address sizes are defined as follows:

Byte 8 bits, numbered 0 through 7, with bit 0 being the least significant.
Half word 16 bits, numbered 0 through 15, with bit 0 being the least significant.
Word 32 bits, numbered 0 through 31, with bit 0 being the least significant.
Double word 64 bits, numbered 0 through 63, with bit 0 being the least significant.

xxii
 1Hardware Preparation and
Installation 1
Introduction
This chapter provides information on hardware preparation and
installation for the MVME5100 single board computer.

Note Unless otherwise specified, the designation “MVME5100” refers

to all models of the MVME5100 Series single board computers.

Getting Started

Overview and Equipment Requirements

The MVME5100 interfaces to a VMEbus system via its P1 and P2
connectors and contains two IEEE 1386.1 PCI mezzanine card (PMC)
slots. The PMC slots are 64-bit and support both front and rear I/O.
Additionally, the MVME5100 is user-configurable by setting on-board
jumpers. Two I/O modes are possible: PMC mode and SBC mode. The
SBC mode has two variants: IPMC761 and IPMC712. These variants
depend on which IPMC module is being used. The SBC/IPMC761 utilizes
an IPMC761 and the MVME761 transition module to provide 761-style
rear I/O capabilities. The SBC/IPMC712 utilizes an IPMC712 and the
MVME712M transition module to provide 712-style rear I/O capabilities.
The SBC mode is generally backwards compatible, depending on the
IPMC and transition module pairing in use, with the equivalent transition
module and P2 adaptor card on the MVME2600/MVME2700 product line.
This mode is accomplished by configuring the on-board jumpers and by
attaching an IPMC7xx PMC in PMC slot 1 and configuring the secondary
Ethernet port of the MVME5100 to the rear transition module. Throughout
this manual SBC mode describes both variants, unless there is a specific
difference, and in those cases the variant is further identified as either
SBC/IPMC761 or SBC/IPMC712.

1-1
 Hardware Preparation and Installation
1

PMC mode is backwards compatible with the MVME2300/MVME2400

and is accomplished by simply configuring the on-board jumpers.
The following equipment list is appropriate for use in an MVME5100
system:
❏ PMCspan PCI expansion mezzanine module (mates with
MVME5100)
❏ Peripheral component interconnect (PCI) mezzanine cards (PMC)s
(installed on MVME5100 board)
❏ RAM500 memory mezzanine modules (installed on MVME5100
board)
❏ VME system enclosure
❏ System console terminal
❏ Disk drives (and/or other I/O) and controllers
❏ Operating system (and/or application software)

Unpacking Instructions

Avoid touching areas of integrated circuitry; static discharge can damage

these circuits.
Caution
Note If the shipping carton(s) is/are damaged upon receipt, request that
the carrier’s agent be present during the unpacking and inspection
of the equipment.

Use ESD Motorola strongly recommends that you use an antistatic wrist strap and a
conductive foam pad when installing or upgrading a system.
Electronic components, such as disk drives, computer boards, and memory
Wrist Strap modules, can be extremely sensitive to electrostatic discharge (ESD).
After removing the component from its protective wrapper or from the

1-2 Computer Group Literature Center Web Site

 Preparation
1

system, place the component on a grounded, static-free, and adequately

protected working surface. Do not slide the component over any surface.
In the case of a printed circuit board (PCB), place the board with the
component side facing up.
If an ESD station is not available, you can avoid damage resulting from
ESD by wearing an antistatic wrist strap (available locally) that is attached
to an active electrical ground.

Note A system chassis may not be a suitable grounding source if it is

unplugged.

Preparation

Hardware Configuration
To produce the desired board configuration and to ensure proper operation
of the MVME5100, it may be necessary to perform certain modifications
before and after installation. The following paragraphs discuss the
preparation of the MVME5100 hardware components prior to installing
them into a chassis and connecting them.
The MVME5100 provides software control over most of its options by
setting bits in control registers. After installing it in a system, you can
modify its configuration. For additional information on the board’s control
registers, refer to the MVME5100 Single Board Computer Programmer’s
Reference Guide listed in Appendix D, Related Documentation.
It is important to note that some options are not software-programmable.
These specific options are controlled through manual installation or
removal of jumpers, and in some cases, the addition of other interface
modules on the MVME5100. The following table lists the manually
configured jumpers on the MVME5100, and their default settings.

http://www.motorola.com/computer/literature 1-3
 Hardware Preparation and Installation
1

Table 1-1. Manually Configured Headers/Jumpers

Jumper Description Setting Default
J1 RISCWatch header None (factory use only) N/A
J2 PAL programming header None (lab use only) N/A
J4 Ethernet port 2 selection For P2 Ethernet port 2: No
(see also J10/J17) Pins 1,2; 3,4; 5,6; 7,8 (set when in jumper
SBC/IPMC716 mode) installed
No jumpers installed for (front
SBC/IPMC712 mode panel)
For front panel Ethernet port 2:
No jumpers installed
J6, J20 Operation mode Pins 1,2 for PMC mode on both PMC
(set both jumpers) Pins 2,3 for SBC/IPMC761 mode on mode
both
Pins 2,3 on J6 and pins 1,2 on J20 for
SBC/IPMC712 mode
J7 Flash memory selection Pins 1,2 for soldered Bank A Socketed
Pins 2,3 for socketed Bank B Bank B

J10, J17 Ethernet port 2 selection For front panel Ethernet port 2: Front
(see also J4) Pins 1,3 and 2,4 on both jumpers panel
Ethernet
For P2 Ethernet port 2:
port 2
Pins 3,5 and 4,6 on both jumpers (set
for SBC/IPMC761 mode)
Pins 1,3 and 2,4 on both jumpers (set
for SBC/IPMC712 mode)

1-4 Computer Group Literature Center Web Site

 Preparation
1

Table 1-1. Manually Configured Headers/Jumpers (Continued)

Jumper Description Setting Default
J15 System controller (VME) Pins 1,2 for no SCON
Pins 2,3 for auto SCON Auto
SCON
No jumper for ALWAYS SCON
J16 Soldered Flash protection Pins 1,2 enables programming of Flash Flash
Pins 2,3 disables programming of the prog.
two outermost boot blocks of Flash enabled
(See Flash Memory on page 4-5 for an
application note concerning the write
protected region that corresponds to the
upper 64KB of the soldered Flash
memory map.)

Jumper Settings
Prior to performing the installation instructions, you must ensure that the
jumpers are set properly for your particular configuration. For example, if
you are using an IPMC761/MVME761 or an IPMC712/MVME712M
combination in conjunction with the MVME5100, you must reset the
jumpers for the appropriate variant of the SBC mode (SBC/IPMC761 or
SBC/IPMC712) using jumpers 4, 6, 10, 17, and 20. These are factory
configured for the PMC mode of operation. Verify all settings according
to the previous table and follow the instructions below if applicable.

PMC/SBC Mode Selection

There are five headers associated with the selection of the various modes
of operation on the MVME5100: J4, J6, J10, J17, and J20. These headers
are responsible for routing the secondary Ethernet I/O to either the front
panel or to the P2 connector, and for providing +12V and –12V to the P2
connector. The MVME5100 is set at the factory for PMC mode in which
all I/O is directed to the front panel (see Table 1-1). The SBC mode, either
SBC/IPMC761 or SBC/IPMC712, should only be selected when using one
of the IPMC7xx modules in conjunction with the corresponding
MVME7xx transition module: MVME761 with the IPMC761 and
MVME712M with the IPMC712. Note that when configuring for the

http://www.motorola.com/computer/literature 1-5
 Hardware Preparation and Installation
1

SBC/IPMC712 mode, the rear panel Ethernet is not supported. The

signaling from the MVME5100 is 10/100BaseT and the MVME712M
supports AUI connectivity.
PMC I/O Mode SBC/IPMC761 I/O Mode SBC/IPMC712 I/O Mode
2 4 6 2 4 6
J10 J10 J10
1 3 5 1 3 5 1 3 5

2 4 6 2 4 6 2 4 6
J17 J17 J17

1 3 5 1 3 5 1 3 5

J4 J4 J4
12345678 123456 7 8 12345678
For rear panel LAN, jumper
entire 8 pin header on J4

J6 J6 J6
123 123 123

J20 J20 J20

123 123 123

Note SBC/IPMC712 I/O mode uses the secondary Ethernet I/O from
the front panel only.

1-6 Computer Group Literature Center Web Site

 Preparation
1

System Considerations
The MVME5100 draws power from the VMEbus backplane connectors P1
and P2. Connector P2 is also used for the upper 16 bits of data in 32-bit
transfers, and for the upper eight address lines in extended addressing
mode. The MVME5100 will not function properly without its main board
connected to VMEbus backplane connectors P1 and P2.
Whether the MVME5100 operates as a VMEbus master or as a VMEbus
slave, it is configured for 32 bits of address and 32 bits of data (A32/D32).
However, it handles A16 or A24 devices in the appropriate address ranges.
D8 and/or D16 devices in the system must be handled by the processor
software.
If the MVME5100 tries to access off-board resources in a nonexistent
location and if the system does not have a global bus time-out, the
MVME5100 waits indefinitely for the VMEbus cycle to complete. This
will cause the system to lock up. There is only one situation in which the
system might lack this global bus time-out; that is when the MVME5100
is not the system controller and there is no global bus time-out elsewhere
in the system.

Note Software can also disable the bus timer by setting the appropriate
bits in the Universe II VMEbus interface.

Multiple MVME5100 boards may be installed in a single VME chassis;

however, each must have a unique VMEbus address. Other MPUs on the
VMEbus can interrupt, disable, communicate with, and determine the
operational status of the processor(s).

http://www.motorola.com/computer/literature 1-7
 Hardware Preparation and Installation
1

Installation
This section discusses the installation of PMCs onto the MVME5100,
installation of PMCspan modules onto the MVME5100, and the
installation of the MVME5100 into a VME chassis.

Note If you have ordered one or more of the optional RAM500

memory mezzanine boards for the MVME5100, ensure that they
are installed on the board prior to proceeding. If they have not
been installed by the factory, and you are installing them
yourself, please refer to Appendix C, RAM500 Memory
Expansion Module, for installation instructions. It is
recommended that the memory mezzanine modules be installed
prior to installing other board accessories, such as PMCs, IPMCs,
or transition modules.

1-8 Computer Group Literature Center Web Site

 1
Installation

1-9
2788 0700
P1 P2
J4
J3 J5
J6 J20
J22 J24 J12 J14
J21 J23 J11 J13

Figure 1-1. MVME5100 Layout

S1
J25
J8
XU1 XU2
L1
U8
HAWK J7
ASIC

http://www.motorola.com/computer/literature
J16
L2
J1 J15
J10J17
LAN 2 LAN 1
BFL CPU
PCI MEZZANINE CARD PCI MEZZANINE CARD ABT/RST10/100 BASE T10/100 BASE T DEBUG
 Hardware Preparation and Installation
1

PMC Modules
PMC modules mount on top of the MVME5100. Perform the following
steps to install a PMC module on your MVME5100.

Dangerous voltages, capable of causing death, are present in this

equipment. Use extreme caution when handling, testing, and adjusting.
Warning

Inserting or removing modules with power applied may result in damage

to module components. Avoid touching areas of integrated circuitry, static
Caution discharge can damage these circuits.

Note This procedure assumes that you have read the user’s manual that
came with your PMCs.

1. Attach an ESD strap to your wrist. Attach the other end of the ESD
strap to an electrical ground. Note that the system chassis may not
be grounded if it is unplugged. The ESD strap must be secured to
your wrist and to ground throughout the procedure.
2. Perform an operating system shutdown. Turn the AC or DC power
off and remove the AC cord or DC power lines from the system.
Remove chassis or system cover(s) as necessary for access to the
VME modules.
3. If the MVME5100 has already been installed in a VMEbus card slot,
carefully remove it as shown in Figure 1-2 and place it with
connectors P1and P2 facing you.
4. Remove the filler plate(s) from the front panel of the MVME5100.
5. Align the PMC module’s mating connectors to the MVME5100’s
mating connectors and press firmly into place.
6. Insert the appropriate number of Phillips screws (typically four)
from the bottom of the MVME5100 into the standoffs on the PMC
module and tighten the screws (refer to Figure 1-3).

1-10 Computer Group Literature Center Web Site

 Installation
1

Figure 1-2. MVME5100 Installation and Removal From a VMEbus Chassis

Figure 1-3. Typical PMC Module Placement on an MVME5100

http://www.motorola.com/computer/literature 1-11
 Hardware Preparation and Installation
1

Primary PMCspan
To install a PMCspan-002 PCI expansion module on your MVME5100,
perform the following steps while referring to Figure 1-4.

Dangerous voltages, capable of causing death, are present in this

equipment. Use extreme caution when handling, testing, and adjusting.
Warning

Inserting or removing modules with power applied may result in damage

to module components. Avoid touching areas of integrated circuitry, static
Caution discharge can damage these circuits.

Note This procedure assumes that you have read the user’s manual that
was furnished with your PMCspan and that you have installed the
selected PMC modules onto your PMCspan according to the
instructions provided in the PMCspan and PMC manuals.

1. Attach an ESD strap to your wrist. Attach the other end of the ESD
strap to an electrical ground. Note that the system chassis may not
be grounded if it is unplugged. The ESD strap must be secured to
your wrist and to ground throughout the procedure.
2. Perform an operating system shutdown. Turn the AC or DC power
off and remove the AC cord or DC power lines from the system.
Remove chassis or system cover(s) as necessary for access to the
VME modules.
3. If the MVME5100 has already been installed in a VMEbus card slot,
carefully remove it as shown in Figure 1-2 and place it with
connectors P1and P2 facing you.
4. Attach the four standoffs to the MVME5100. For each standoff:
– Insert the threaded end into the standoff hole at each corner of
the MVME5100.
– Thread the locking nuts into the standoff tips and tighten.

1-12 Computer Group Literature Center Web Site

 Installation
1

5. Place the PMCspan on top of the MVME5100. Align the mounting

holes in each corner to the standoffs and align PMCspan connector
P4 with MVME5100 connector J25.

PMCspan

MVME5100

2081 9708

Figure 1-4. PMCspan-002 Installation on an MVME5100

6. Gently press the PMCspan and MVME5100 together and verify that
P4 is fully seated in J25.

http://www.motorola.com/computer/literature 1-13
 Hardware Preparation and Installation
1

7. Insert four short screws (Phillips type) through the holes at the
corners of the PMCspan and into the standoffs on the MVME5100.
Tighten screws securely.

Secondary PMCspan
The PMCspan-010 PCI expansion module mounts on top of a
PMCspan-002 PCI expansion module. To install a PMCspan-010 on your
MVME5100, perform the following steps while referring to Figure 1-5.

Dangerous voltages, capable of causing death, are present in this

equipment. Use extreme caution when handling, testing, and adjusting.
Warning

Inserting or removing modules with power applied may result in damage

to module components. Avoid touching areas of integrated circuitry, static
Caution discharge can damage these circuits.

Note This procedure assumes that you have read the user’s manual that
was furnished with the PMCspan, and that you have installed the
selected PMC modules on your PMCspan according to the
instructions provided in the PMCspan and PMC manuals.

1. Attach an ESD strap to your wrist. Attach the other end of the ESD
strap to an electrical ground. Note that the system chassis may not
be grounded if it is unplugged. The ESD strap must be secured to
your wrist and to ground throughout the procedure.
2. Perform an operating system shutdown. Turn the AC or DC power
off and remove the AC cord or DC power lines from the system.
Remove chassis or system cover(s) as necessary for access to the
VME module
3. If the primary PMC carrier module and MVME5100 assembly is
already installed in the VME chassis, carefully remove it as shown
in Figure 1-2 and place it with connectors P1 and P2 facing you.

1-14 Computer Group Literature Center Web Site

 Installation
1

PMCspan-010

P3

MVME5100 and
PMCspan-002
Assembly
J3

Figure 1-5. PMCspan-010 Installation on a PMCspan-002/MVME5100

4. Remove four screws (Phillips type) from the standoffs in each

corner of the primary PCI expansion module.
5. Attach the four standoffs from the PMCspan-010 mounting kit to
the PMCspan-002 by screwing the threaded male portion of the
standoffs in the locations where the screws were removed in the
previous step.
6. Place the PMCspan-010 on top of the PMCspan-002. Align the
mounting holes in each corner to the standoffs and align
PMCspan-010 connector P3 with PMCspan-002 connector J3.

http://www.motorola.com/computer/literature 1-15
 Hardware Preparation and Installation
1

7. Gently press the two PMCspan modules together and verify that P3
is fully seated in J3.
8. Insert the four screws (Phillips type) through the holes at the corners
of PMCspan-010 and into the standoffs on the primary
PMCspan-002. Tighten screws securely.

Note The screws have two different head diameters. Use the screws
with the smaller heads on the standoffs next to VMEbus
connectors P1 and P2.

MVME5100
Before installing the MVME5100 into your VME chassis, ensure that the
jumpers are configured properly. This procedure assumes that you have
already installed the PMCspan(s) and any PMCs that you have selected.
Perform the following steps to install the MVME5100 in your VME
chassis:

Dangerous voltages, capable of causing death, are present in this

equipment. Use extreme caution when handling, testing, and adjusting.
Warning

Inserting or removing modules with power applied may result in damage

to module components. Avoid touching areas of integrated circuitry, static
Caution discharge can damage these circuits

1. Attach an ESD strap to your wrist. Attach the other end of the ESD
strap to an electrical ground. Note that the system chassis may not
be grounded if it is unplugged. The ESD strap must be secured to
your wrist and to ground throughout the procedure
2. Perform an operating system shutdown. Turn the AC or DC power
off and remove the AC cord or DC power lines from the system.
Remove chassis or system cover(s) as necessary for access to the
VME module

1-16 Computer Group Literature Center Web Site

 Installation
1

3. Remove the filler panel from the VMEbus chassis card slot where
you are going to install the MVME5100. If you have installed one
or more PMCspan PCI expansion modules onto your MVME5100,
you will need to remove filler panels from one additional card slot
for each PMCspan, above the card slot for the MVME5100.
– If you intend to use the MVME5100 as system controller, it must
occupy the left-most card slot (slot 1). The system controller
must be in slot 1 to correctly initiate the bus-grant daisy-chain
and to ensure proper operation of the IACK daisy-chain driver.
– If you do not intend to use the MVME5100 as system controller,
it can occupy any unused card slot.
4. Slide the MVME5100 (and PMCspans if used) into the selected
card slot(s). Verify that the module or module(s) seated properly in
the P1 and P2 connectors on the chassis backplane. Do not damage
or bend connector pins.
5. Secure the MVME5100 (and PMCspans if used) in the chassis with
the screws in the top and bottom of its front panel and verify proper
contact with the transverse mounting rails to minimize RF
emissions.

Note Some VME backplanes (such as those used in Motorola modular

chassis systems) have an auto-jumpering feature for automatic
propagation of the IACK and BG signals. The step immediately
below does not apply to such backplane designs.

6. On the chassis backplane, remove the INTERRUPT ACKNOWLEDGE

(IACK) and BUS GRANT (BG) jumpers from the header for the card
slots occupied by the MVME5100 and any PMCspan modules.
7. If you intend to use PPCbug interactively, connect the terminal that
is to be used as the PPCbug system console to the DEBUG port on
the front panel of the MVME5100.

Note In normal operation, the host CPU controls MVME5100

operation via the VMEbus Universe registers.

http://www.motorola.com/computer/literature 1-17
 Hardware Preparation and Installation
1

8. Replace the chassis or system cover(s) and cable peripherals to the

panel connectors as required.
9. Reconnect the system to the AC or DC power source and turn the
system power on.
10. The MVME5100’s green CPU LED indicates activity as a set of
confidence tests is run, and the debugger prompt PPC6-Bug>
appears.

1-18 Computer Group Literature Center Web Site

 2Operation
2
Introduction
This chapter provides operating instructions for the MVME5100 single
board computer. It includes necessary information about powering up the
system along with the functionality of the switches, status indicators, and
I/O ports on the front panels of the board.

Switches and Indicators

The front panel of the MVME5100 as shown in Figure 1-1, incorporates
one dual function toggle switch (ABT/RST) and two light-emitting diode
(LED) status indicators (BFL, CPU) located on the front panel.

ABT/RST Switch
The ABT/RST switch operates in the following manner: if pressed for less
than five seconds, the ABORT function is selected, if pressed for more than
five seconds, the RESET function is selected. Each function is described
below, as well as “safe restart” instructions involving the ABT/RST switch.

Abort Function
When toggled to ABT, the switch generates an interrupt signal to the
processor. The interrupt is normally used to abort program execution and
return control to the debugger firmware located in the processor and Flash
memory.
The interrupt signal reaches the processor via ISA bus interrupt line IRQ8.
The interrupter connected to the ABORT switch is an edge-sensitive circuit,
filtered to remove switch bounce.

2-1
 Operation

Reset Function
2
When toggled to RST, the switch resets all on-board devices. To generate
a reset, the switch must be depressed for more than five seconds.
The on-board Universe ASIC includes both a global and a local reset
driver. When the ASIC operates as the system controller, the reset driver
provides a global system reset by asserting the SYSRESET# signal.
Additionally, when the MVME5100 is configured as a system controller
(SCON), a SYSRESET# signal may be generated by toggling the ABT/RST
switch to RST, or by a power-up reset, or by a watchdog timeout, or by a
control bit in the Miscellaneous Control Register (MISC_CTL) in the
Universe ASIC.

Note SYSRESET# remains asserted for at least 200 ms, as required by

the VMEbus specification.

Safe Restart
In case the Vital Product Data (VPD) is lost, the following steps will
generate a “safe restart” on the MVME5100.
1. Depress the ABT/RST switch (do not release until step 3).
2. Wait until the DS1 LED (amber) lights. At this point, both DS1 and
DS2 LEDs are lit.
3. Release the ABT/RST switch.
4. Wait about 1/2 to 1 second.
5. Depress the ABT/RST switch and hold for approximately 1 second.

Note For visual feedback while practicing this technique, turn on the
Debug Startup codes through ENV. During the reset, a line is
displayed indicating the state of the MMU, RAM, VPD, and Safe
Start mode. The Safe Start flag should be set indicating a restart
using built-in defaults in progress. Even though the
VPD_VALID flag may be set, the data from VPD is not used in

2-2 Computer Group Literature Center Web Site

 Switches and Indicators

this mode. For more information on the VPD, refer to

Appendix B of the MVME5100 Single Board Computer 2
Programmer’s Reference Guide listed in Appendix D, Related
Documentation.

Status Indicators
There are two light-emitting diode (LED) status indicators located on the
MVME5100 front panel. They are labeled BFL and CPU.

RST Indicator (DS1)

The yellow BFL LED indicates board failure; this indicator is also
illuminated during reset as an LED test. The BFL is set if the MODFAIL
Register or FUSE Register is set. Refer to the MVME5100 Single Board
Computer Programmer’s Reference Guide (V5100A/PG) for information
on these registers.

CPU Indicator (DS2)

The green CPU LED indicates CPU activity.

Connectors
There are three connectors on the front panel of the MVME5100. Two are
bottom-labeled 10/100BASET and one is labeled DEBUG.

10/100BASET Ports
The two RJ-45 ports labeled 10/100BASET provide the
10BaseT/100BaseTX Ethernet LAN interface. These connectors are top-
labeled with the designation LAN1 and LAN2.

http://www.motorola.com/computer/literature 2-3
 Operation

DEBUG Port
2
The RJ-45 port labeled DEBUG provides an RS-232 serial communications
interface, based on TL16C550 Universal Asynchronous
Receiver/Transmitter (UART) controller chip. It is asynchronous only. For
additional information on pin assignments, refer to Chapter 5, Pin
Assignments.
The DEBUG port may be used for connecting a terminal to the MVME5100
to serve as the firmware console for the factory installed debugger,
PPCBug. The port is configured as follows:
❏ 8 bits per character
❏ 1 stop bit per character
❏ Parity disabled (no parity)
❏ Baud rate = 9600 baud (default baud rate at power-up)
After power-up, the baud rate of the DEBUG port can be reconfigured by
using the debugger’s port format (PF) command.

System Power-up
After you have verified that all necessary hardware preparation has been
done, that all connections have been made correctly, and that the
installation is complete, you can power-up the system.

Initialization Process
The MPU, hardware, and firmware initialization process is performed by
the PPCBug firmware upon system power-up or system reset. The
firmware initializes the devices on the MVME5100 in preparation for
booting an operating system.
The firmware is shipped from the factory with an appropriate set of
defaults. Depending on your system and specific application, there may or
may not be a need to modify the firmware configuration before you boot

2-4 Computer Group Literature Center Web Site

 System Power-up

the operating system. If it is necessary, refer to Chapter 3, PPCBug

Firmware for additional information on modifying firmware default 2
parameters.
The following flowchart in Figure 2-1 shows the basic initialization
process that takes place during MVME5100 system start-ups.
For further information on PPCBug, refer to the following:
❏ Chapter 3, PPCBug Firmware
❏ Appendix B, Troubleshooting
❏ Appendix D, Related Documentation

STARTUP Power-up/reset initialization

INITIALIZATION Initialize devices on the MVME5100

POST Power-on self-test diagnostics

BOOTING Firmware-configured boot mechanism,

if so configured. Default is no boot.

MONITOR Interactive, command-driven online

debugger, when terminal connected.

Figure 2-1. Boot-Up Sequence

http://www.motorola.com/computer/literature 2-5
 3PPCBug Firmware
3
Introduction
The PPCBug firmware is the layer of software just above the hardware.
The firmware provides the proper initialization for the devices on the
MVME5100 upon power-up or reset.
This chapter describes the basics of the PPCBug and its architecture. It also
describes the monitor (interactive command portion of the firmware), and
provides information on using the PPCBug debugger and the special
commands. A complete list of PPCBug commands is also provided.
For full user information about PPCBug, refer to the PPCBug Firmware
Package User’s Manual and the PPCBug Diagnostics Manual, listed in
Appendix D, Related Documentation.

PPCBug Overview
The PPCBug is a powerful evaluation and debugging tool for systems built
around the Motorola PowerPC architecture-compatible microcomputers.
Facilities are available for loading and executing user programs under
complete operator control for system evaluation. The PPCBug provides a
high degree of functionality, user friendliness, portability, and ease of
maintenance.
The PPCBug also achieves its portability because it was written entirely in
the C programming language, except where necessary to use assembler
functions.
PPCBug includes commands for:
❏ Display and modification of memory
❏ Breakpoint and tracing capabilities
❏ A powerful assembler and disassembler useful for patching
programs

3-1
 PPCBug Firmware

❏ A self-test at power-up feature which verifies the integrity of the

system
PPCBug consists of three parts:
3
❏ A command-driven, user-interactive software debugger, described
in the PPCBug Firmware Package User’s Manual, listed in
Appendix D, Related Documentation (hereafter referred to as
“debugger” or “PPCBug”).
❏ A command-driven diagnostics package for the MVME5100
hardware (hereafter referred to as “diagnostics”). The diagnostics
package is described in the PPCBug Diagnostics Manual, listed in
Appendix D, Related Documentation.
❏ A user interface or debug/diagnostics monitor that accepts
commands from the system console terminal.
When using PPCBug, you operate out of either the debugger directory or
the diagnostic directory.
❏ If you are in the debugger directory, the debugger prompt
PPC6-Bug> is displayed and you have all of the debugger
commands at your disposal.
❏ If you are in the diagnostic directory, the diagnostic prompt
PPC6-Diag> is displayed and you have all of the diagnostic
commands at your disposal as well as all of the debugger
commands.
Because PPCBug is command-driven, it performs its various operations in
response to user commands entered at the keyboard. When you enter a
command, PPCBug executes the command and the prompt reappears.
However, if you enter a command that causes execution of user target code
(for example, GO), then control may or may not return to PPCBug,
depending on the outcome of the user program.

3-2 Computer Group Literature Center Web Site

 Using PPCBug

Implementation and Memory Requirements

PPCBug is written largely in the C programming language, providing
benefits of portability and maintainability. Where necessary, assembly
language has been used in the form of separately compiled program
3
modules containing only assembler code.
Physically, PPCBug is contained in two socketed 32-pin PLCC Flash
devices that together provide 1MB of storage. The executable code is
checksummed at every power-on or reset firmware entry. The result
(which includes a precalculated checksum contained in the Flash devices),
is verified against the expected checksum.
PPCBug requires a maximum of 768KB of read/write memory. The
debugger allocates this space from the top of memory. For example, a
system containing 64MB (0x04000000) of read/write memory will place
the PPCBug memory locations 0x03F40000 to 0x3FFFFFF. Additionally,
the first 1MB of DRAM is reserved for the exception vector table and
stack.

Using PPCBug
PPCBug is command-driven; it performs its various operations in response
to commands that you enter at the keyboard. When the PPC6-Bug> prompt
appears on the screen, the debugger is ready to accept debugger
commands. When the PPC6-Diag> prompt appears on the screen, the
debugger is ready to accept diagnostics commands. To switch from one
mode to the other, enter SD.
What you enter is stored in an internal buffer. Execution begins only after
you press <Return> or <Enter>. This allows you to correct entry errors,
if necessary, with the control characters described in the PPCBug
Firmware Package User’s Manual, listed in Appendix D, Related
Documentation.
After the debugger executes the command, the prompt reappears.
However, depending on what the user program does, if the command
causes execution of a user target code (that is, GO), then control may or
may not return to the debugger.

http://www.motorola.com/computer/literature 3-3
 PPCBug Firmware

For example, if a breakpoint has been specified, then control returns to the
debugger when the breakpoint is encountered during execution of the user
program. Alternately, the user program could return to the debugger by
3 means of the System Call Handler routine RETURN (described in the
PPCBug Firmware Package User’s Manual). For more about this, refer to
the GD, GO, and GT command descriptions in the PPCBug Firmware
Package User’s Manual, listed in Appendix D, Related Documentation.
A debugger command is made up of the following parts:
❏ The command name, either uppercase or lowercase (for example,
MD or md)
❏ Any required arguments, as specified by command
❏ At least one space before the first argument. Precede all other
arguments with either a space or comma.
❏ One or more options. Precede an option or a string of options with
a semicolon (;). If no option is entered, the command’s default
option conditions are used.

Hardware and Firmware Initialization

The debugger performs the hardware and firmware initialization process.
This process occurs each time the MVME5100 is reset or powered up. The
steps listed below are a high-level outline; be aware that not all of the
detailed steps are listed.
1. Sets MPU.MSR to known value.
2. Invalidates the MPU's data/instruction caches.
3. Clears all segment registers of the MPU.
4. Clears all block address translation registers of the MPU.
5. Initializes the MPU-bus-to-PCI-bus bridge device.
6. Initializes the PCI-bus-to-ISA-bus bridge device.
7. Calculates the external bus clock speed of the MPU.

3-4 Computer Group Literature Center Web Site

 Using PPCBug

8. Delays for 750 milliseconds.

9. Determines the CPU base board type.
10. Sizes the local read/write memory (that is, DRAM). 3
11. Initializes the read/write memory controller. Sets base address of
memory to 0x00000000.
12. Retrieves the speed of read/write memory.
13. Initializes the read/write memory controller with the speed of
read/write memory.
14. Retrieves the speed of read only memory (that is, Flash).
15. Initializes the read only memory controller with the speed of read
only memory.
16. Enables the MPU’s instruction cache.
17. Copies the MPU’s exception vector table from 0xFFF00000 to
0x00000000.
18. Verifies MPU type.
19. Enables the superscalar feature of the MPU (superscalar processor
boards only).
20. Verifies the external bus clock speed of the MPU.
21. Determines the debugger’s console/host ports and initializes the
PC16550A.
22. Displays the debugger’s copyright message.
23. Displays any hardware initialization errors that may have occurred.
24. Checksums the debugger object and displays a warning message if
the checksum failed to verify.
25. Displays the amount of local read/write memory found.
26. Verifies the configuration data that is resident in NVRAM and
displays a warning message if the verification failed.

http://www.motorola.com/computer/literature 3-5
 PPCBug Firmware

27. Calculates and displays the MPU clock speed, verifies that the MPU
clock speed matches the configuration data, and displays a warning
message if the verification fails.
3 28. Displays the BUS clock speed, verifies that the BUS clock speed
matches the configuration data, and displays a warning message if
the verification fails.
29. Probes PCI bus for supported network devices.
30. Probes PCI bus for supported mass storage devices.
31. Initializes the memory/IO addresses for the supported PCI bus
devices.
32. Executes self-test, if so configured. (Default is no self-test).
33. Extinguishes the board fail LED, if self-test passed, and outputs any
warning messages.
34. Executes boot program, if so configured. (Default is no boot.)
35. Executes the debugger monitor (that is, issues the PPC6-Bug>
prompt).

Default Settings
The following sections provide information pertaining to the firmware
settings of the MVME5100. Default (factory set) Environment (ENV)
commands are provided to inform you on how the MVME5100 was
configured at the time it left the factory.

3-6 Computer Group Literature Center Web Site

 Default Settings

CNFG – Configure Board Information Block

Use this command to display and configure the Board Information Block,
which is resident within the NVRAM. This data block contains various
elements detailing specific operational parameters of the MVME5100.
3
The structure for the board is shown in the following example:

Board (PWA) Serial Number = MOT00xxxxxxx

Board Identifier = MVME5100
Artwork (PWA) Identifier = 01-W3518FxxB
MPU Clock Speed = 450
Bus Clock Speed = 100
Ethernet Address = 0001AF2A0A57
Primary SCSI Identifier = 07
System Serial Number = nnnnnnnn
System Identifier = Motorola MVME5100
License Identifier = nnnnnnnn

The Board Information Block parameters shown above are left-justified

character (ASCII) strings padded with space characters.
The Board Information Block is factory-configured before shipment.
There is no need to modify block parameters unless the NVRAM is
corrupted.
Refer to the PPCBug Firmware Package User’s Manual, listed in
Appendix D, Related Documentation for a description of CNFG and
examples.

ENV – Set Environment

Use the ENV command to view and/or configure interactively all PPCBug
operational parameters that are kept in Non-Volatile RAM (NVRAM).

http://www.motorola.com/computer/literature 3-7
 PPCBug Firmware

Refer to the PPCBug Firmware Package User’s Manual for a description

of the use of ENV. Additional information on registers in the Universe
ASIC that affect these parameters is contained in your MVME5100
3 Programmer’s Reference Guide, listed in Appendix D, Related
Documentation.
Listed and described below are the parameters that you can configure
using ENV. The default values shown were those in effect when this
publication went to print.

Configuring the PPCBug Parameters

The parameters that can be configured using ENV are:
Bug or System environment [B/S] = B?

B Bug is the mode where no system type of support is

displayed. However, system-related items are still
available. (Default)
S System is the standard mode of operation, and is the
default mode if NVRAM should fail. System mode is
defined in the PPCBug Firmware Package User’s
Manual listed in Appendix D, Related
Documentation.

Maximum Memory Usage (MB,0=AUTO) = 1?

This parameter specifies the maximum number of megabytes the bug is

allowed to use. Allocation begins at the top of physical memory and
expands downward as more memory is required until the maximum value
is reached.
If a value of 0 is specified, memory will continue to be increased as needed
until half of the available memory is consumed (that is, 32MB in a 64MB
system). This mode is useful for determining the full memory required for
a specific configuration. Once this is determined, a hard value may be
given to the parameter and it is guaranteed that no memory will be used
over this amount.
The default value for this parameter is 1.

3-8 Computer Group Literature Center Web Site

 Default Settings

Note: The bug does not automatically acquire all of the memory it is
allowed. It accumulates memory as necessary in 1MB blocks.

Field Service Menu Enable [Y/N] = N? 3

Y Display the field service menu.
N Do not display the field service menu. (Default)

Remote Start Method Switch [G/M/B/N] = B?

The Remote Start Method Switch is used when the MVME5100 is cross-
loaded from another VME-based CPU in order to start execution of the
cross-loaded program.

G Use the Global Control and Status Register to pass

and start execution of the cross-loaded program.
M Use the Multiprocessor Control Register (MPCR) in
shared RAM to pass and start execution of the cross-
loaded program.
B Use both the GCSR and the MPCR methods to pass
and start execution of the cross-loaded program.
(Default)
N Do not use any Remote Start Method.

Probe System for Supported I/O Controllers [Y/N] = Y?

Y Accesses will be made to the appropriate system

buses (for example, VMEbus, local MPU bus) to
determine the presence of supported controllers.
(Default)
N Accesses will not be made to the VMEbus to
determine the presence of supported controllers.

http://www.motorola.com/computer/literature 3-9
 PPCBug Firmware

Auto-Initialize of NVRAM Header Enable [Y/N] = Y?

Y NVRAM (PReP partition) header space will be

initialized automatically during board initialization,
3 but only if the PReP partition fails a sanity check.
(Default)
N NVRAM header space will not be initialized
automatically during board initialization.

Network PReP-Boot Mode Enable [Y/N] = N?

Y Enable PReP-style network booting (same boot image

from a network interface as from a mass storage
device).
N Do not enable PReP-style network booting. (Default)

Negate VMEbus SYSFAIL* Always [Y/N] = N?

Y Negate the VMEbus SYSFAIL∗ signal during board

initialization.
N Negate the VMEbus SYSFAIL∗ signal after
successful completion or entrance into the bug
command monitor. (Default)

SCSI Bus Reset on Debugger Startup [Y/N] = N?

Y Local SCSI bus is reset on debugger setup.

N Local SCSI bus is not reset on debugger setup.
(Default)

Primary SCSI Bus Negotiations Type [A/S/N] = A?

A Asynchronous SCSI bus negotiation. (Default)

S Synchronous SCSI bus negotiation.
N None.

3-10 Computer Group Literature Center Web Site

 Default Settings

Primary SCSI Data Bus Width [W/N] = N?

W Wide SCSI (16-bit bus).

N Narrow SCSI (8-bit bus). (Default)
3
Secondary SCSI identifier = 07?

Select the identifier. (Default = 07.)

NVRAM Bootlist (GEV.fw-boot-path) Boot Enable [Y/N] = N?

Y Give boot priority to devices defined in the fw-boot-

path global environment variable (GEV).
N Do not give boot priority to devices listed in the fw-
boot-path GEV. (Default)

Note When enabled, the GEV boot takes priority over all other boots,
including Autoboot and Network Boot.

NVRAM Bootlist (GEV.fw-boot-path) Boot at power-up only [Y/N] = N?

Y Give boot priority to devices defined in the fw-boot-

path GEV at power-up reset only.
N Give power-up boot priority to devices listed in the
fw-boot-path GEV at any reset. (Default)

NVRAM Bootlist (GEV.fw-boot-path) Boot Abort Delay = 5?

The time (in seconds) that a boot from the NVRAM boot list will delay
before starting the boot. The purpose for the delay is to allow you the
option of stopping the boot by use of the BREAK key. The time value is
from 0-255 seconds. (Default = 5 seconds)
Auto Boot Enable [Y/N] = N?

Y The Autoboot function is enabled.

N The Autoboot function is disabled. (Default)

http://www.motorola.com/computer/literature 3-11
 PPCBug Firmware

Auto Boot at power-up only [Y/N] = N?

Y Autoboot is attempted at power-up reset only.

N Autoboot is attempted at any reset. (Default)
3
Auto Boot Scan Enable [Y/N] = Y?

Y If Autoboot is enabled, the Autoboot process attempts

to boot from devices specified in the scan list (for
example, FDISK/CDROM/TAPE/HDISK). (Default)
N If Autoboot is enabled, the Autoboot process uses the
Controller LUN and Device LUN to boot.

Auto Boot Scan Device Type List = FDISK/CDROM/TAPE/HDISK?

This is the listing of boot devices displayed if the Autoboot Scan option is
enabled. If you modify the list, follow the format shown above (uppercase
letters, using forward slash as separator).
Auto Boot Controller LUN = 00?

Refer to the PPCBug Firmware Package User’s Manual for a listing of

disk/tape controller modules currently supported by PPCBug.
(Default = 0x00)
Auto Boot Device LUN = 00?

Refer to the PPCBug Firmware Package User’s Manual listed in

Appendix D, Related Documentation for a listing of disk/tape devices
currently supported by PPCBug. (Default = 0x00)
Auto Boot Partition Number = 00?

Identifies which disk “partition” is to be booted, as specified in the

PowerPC Reference Platform (PReP) specification. If set to 0, the
firmware will search the partitions in order (1, 2, 3, 4) until it finds the first
“bootable” partition. That is then the partition that will be booted. Other
acceptable values are 1, 2, 3, or 4. In these four cases, the partition
specified will be booted without searching.

3-12 Computer Group Literature Center Web Site

 Default Settings

Auto Boot Abort Delay = 7?

The time in seconds that the Autoboot sequence will delay before
starting the boot. The purpose for the delay is to allow you the option
of stopping the boot by use of the BREAK key. The time value is from 3
0-255 seconds. (Default = 7 seconds)
Auto Boot Default String [NULL for an empty string] = ?

You may specify a string (filename) which is passed on to the code

being booted. The maximum length of this string is 16 characters.
(Default = null string)
ROM Boot Enable [Y/N] = N?

Y The ROMboot function is enabled.

N The ROMboot function is disabled. (Default)

ROM Boot at power-up only [Y/N] = Y?

Y ROMboot is attempted at power-up only. (Default)

N ROMboot is attempted at any reset.

ROM Boot Enable search of VMEbus [Y/N] = N?

Y VMEbus address space, in addition to the usual areas

of memory, will be searched for a ROMboot module.
N VMEbus address space will not be accessed by
ROMboot. (Default)

ROM Boot Abort Delay = 5?

The time (in seconds) that the ROMboot sequence will delay before
starting the boot. The purpose for the delay is to allow you the option of
stopping the boot by use of the BREAK key. The time value is from 0-255
seconds. (Default = 5 seconds)
ROM Boot Direct Starting Address = FFF00000?

The first location tested when PPCBug searches for a ROMboot module.
(Default = 0xFFF00000)

http://www.motorola.com/computer/literature 3-13
 PPCBug Firmware

ROM Boot Direct Ending Address = FFFFFFFC?

The last location tested when PPCBug searches for a ROMboot module.
(Default = 0xFFFFFFFC)
3
Network Auto Boot Enable [Y/N] = N?

Y The Network Auto Boot (NETboot) function is

enabled.
N The NETboot function is disabled. (Default)

Network Auto Boot at power-up only [Y/N] = N?

Y NETboot is attempted at power-up reset only.

N NETboot is attempted at any reset. (Default)

Network Auto Boot Controller LUN = 00?

Refer to the PPCBug Firmware Package User’s Manual, listed in

Appendix D, Related Documentation for a listing of network controller
modules currently supported by PPCBug. (Default = 0x00)
Network Auto Boot Device LUN = 00?

Refer to the PPCBug Firmware Package User’s Manual, listed in

Appendix D, Related Documentation for a listing of network controller
modules currently supported by PPCBug. (Default = 0x00)
Network Auto Boot Abort Delay = 5?

The time in seconds that the NETboot sequence will delay before starting
the boot. The purpose for the delay is to allow you the option of stopping
the boot by use of the <Break> key. The time value is from 0-255 seconds.
(Default = 5 seconds)
Network Auto Boot Configuration Parameters Offset (NVRAM) =
00001000?

The address where the network interface configuration parameters are to

be saved/retained in NVRAM; these parameters are the necessary
parameters to perform an unattended network boot. A typical offset might
be 0x1000, but this value is application-specific. (Default = 0x00001000)

3-14 Computer Group Literature Center Web Site

 Default Settings

If you use the NIOT debugger command, these parameters need to be

! saved somewhere in the offset range 0x00001000 through 0x000016F7.
Caution The NIOT parameters do not exceed 128 bytes in size. The setting of this
ENV pointer determines their location. If you have used the same space for 3
your own program information or commands, they will be overwritten and
lost.
You can relocate the network interface configuration parameters in this
space by using the ENV command to change the Network Auto Boot
Configuration Parameters Offset from its default of 0x00001000 to the
value you need to be clear of your data within NVRAM.

Memory Size Enable [Y/N] = Y?

Y Memory will be sized for self-test diagnostics.

(Default)
N Memory will not be sized for self-test diagnostics.

Memory Size Starting Address = 00000000?

The default Starting Address is 0x00000000.

Memory Size Ending Address = 02000000?

The default Ending Address is the calculated size of local memory. If the
memory start is changed from 0x0x00000000, this value will also need to
be adjusted.
DRAM Speed in NANO Seconds = 15?

The default setting for this parameter will vary depending on the speed of
the DRAM memory parts installed on the board. The default is set to the
slowest speed found on the available banks of DRAM memory.
ROM Bank A Access Speed (ns) = 80?

This defines the minimum access speed for the Bank A Flash device(s) in
nanoseconds.

http://www.motorola.com/computer/literature 3-15
 PPCBug Firmware

ROM Bank B Access Speed (ns) = 70?

This defines the minimum access speed for the Bank B Flash device(s)
in nanoseconds.
3
DRAM Parity Enable [On-Detection/Always/Never - O/A/N] = O?

O DRAM parity is enabled upon detection. (Default)

A DRAM parity is always enabled.
N DRAM parity is never enabled.

Note This parameter also applies to enabling ECC for DRAM.

L2 Cache Parity Enable [On-Detection/Always/Never - O/A/N] = O?

O L2 Cache parity is enabled upon detection. (Default)

A L2 Cache parity is always enabled.
N L2 Cache parity is never enabled.

PCI Interrupts Route Control Registers (PIRQ0/1/2/3) = 0A0B0E0F?

Initializes the PIRQx (PCI Interrupts) route control registers in the IBC
(PCI/ISA bus bridge controller). The ENV parameter is a 32-bit value that
is divided by four fields to specify the values for route control registers
PIRQ0/1/2/3. The default is determined by system type as shown:
PIRQ0=0A, PIRQ1=0B, PIRQ2=0E, PIRQ3=0F.

LED/Serial Startup Diagnostic Codes

These codes can be displayed at key points in the initialization of the
hardware devices. The codes are enabled by an ENV parameter.
Serial Startup Code Master Enable [Y/N]=N?

Should the debugger fail to come up to a prompt, the last code displayed
will indicate how far the initialization sequence had progressed before
stalling.

3-16 Computer Group Literature Center Web Site

 Default Settings

Serial Startup Code LF Enable [Y/N]=N?

A line feed can be inserted after each code is displayed to prevent it from
being overwritten by the next code. This is also enabled by an ENV
parameter: 3
The list of LED/serial codes is included in the section on MPU, Hardware,
and Firmware Initialization found in Chapter 1 of the PPCBug Firmware
Package User’s Manual, listed in Appendix D, Related Documentation.

Configuring the VMEbus Interface

ENV asks the following series of questions to set up the VMEbus interface
for the MVME5100. To perform this configuration, you should have a
working knowledge of the Universe ASIC as described in your
MVME5100 Programmer’s Reference Guide. Also, refer to the Tundra
Universe II Users Manual, as listed in Appendix D, Related
Documentation for a detailed description of VMEbus addressing. In
general, the PCI slave images describe the VME master addresses, while
the VMEbus slave describes the VME slave addresses.
VME3PCI Master Master Enable [Y/N] = Y?

Y Set up and enable the VMEbus interface. (Default)

N Do not set up or enable the VMEbus interface.

PCI Slave Image 0 Control = 00000000?

The configured value is written into the LSI0_CTL register of the Universe
chip.
PCI Slave Image 0 Base Address Register = 00000000?

The configured value is written into the LSI0_BS register of the Universe
chip.
PCI Slave Image 0 Bound Address Register = 00000000?

The configured value is written into the LSI0_BD register of the Universe
chip.
PCI Slave Image 0 Translation Offset = 00000000?

http://www.motorola.com/computer/literature 3-17
 PPCBug Firmware

The configured value is written into the LSI0_TO register of the Universe
chip.
PCI Slave Image 1 Control = C0820000?
3
The configured value is written into the LSI1_CTL register of the Universe
chip.
PCI Slave Image 1 Base Address Register = 81000000?

The configured value is written into the LSI1_BS register of the Universe
chip.
PCI Slave Image 1 Bound Address Register = A0000000?

The configured value is written into the LSI1_BD register of the Universe
chip.
PCI Slave Image 1 Translation Offset = 80000000?

The configured value is written into the LSI1_TO register of the Universe
chip.
PCI Slave Image 2 Control = C0410000?

The configured value is written into the LSI2_CTL register of the Universe
chip.
PCI Slave Image 2 Base Address Register = A0000000?

The configured value is written into the LSI2_BS register of the Universe
chip.
PCI Slave Image 2 Bound Address Register = A2000000?

The configured value is written into the LSI2_BD register of the Universe
chip.
PCI Slave Image 2 Translation Offset = 500000000?

The configured value is written into the LSI2_TO register of the Universe
chip.
PCI Slave Image 3 Control = C0400000?

The configured value is written into the LSI3_CTL register of the Universe
chip.
PCI Slave Image 3 Base Address Register = AFFF0000?

3-18 Computer Group Literature Center Web Site

 Default Settings

The configured value is written into the LSI3_BS register of the Universe
chip.
PCI Slave Image 3 Bound Address Register = B0000000?

The configured value is written into the LSI3_BD register of the Universe
3
chip.
PCI Slave Image 3 Translation Offset = 50000000?

The configured value is written into the LSI3_TO register of the Universe
chip.
VMEbus Slave Image 0 Control = E0F20000?

The configured value is written into the VSI0_CTL register of the

Universe chip.
VMEbus Slave Image 0 Base Address Register = 00000000?

The configured value is written into the VSI0_BS register of the Universe
chip.
VMEbus Slave Image 0 Bound Address Register = (Local DRAM Size)?

The configured value is written into the VSI0_BD register of the Universe
chip. The value is the same as the Local Memory Found number already
displayed.
VMEbus Slave Image 0 Translation Offset = 00000000?

The configured value is written into the VSI0_TO register of the Universe
chip.
VMEbus Slave Image 1 Control = 00000000?

The configured value is written into the VSI1_CTL register of the

Universe chip.
VMEbus Slave Image 1 Base Address Register = 00000000?

The configured value is written into the VSI1_BS register of the Universe
chip.
VMEbus Slave Image 1 Bound Address Register = 00000000?

The configured value is written into the VSI1_BD register of the Universe
chip.

http://www.motorola.com/computer/literature 3-19
 PPCBug Firmware

VMEbus Slave Image 1 Translation Offset = 00000000?

The configured value is written into the VSI1_TO register of the Universe
chip.
3 VMEbus Slave Image 2 Control = 00000000?

The configured value is written into the VSI2_CTL register of the

Universe chip.
VMEbus Slave Image 2 Base Address Register = 00000000?

The configured value is written into the VSI2_BS register of the Universe
chip.
VMEbus Slave Image 2 Bound Address Register = 00000000?

The configured value is written into the VSI2_BD register of the Universe
chip.
VMEbus Slave Image 2 Translation Offset = 00000000?

The configured value is written into the VSI2_TO register of the Universe
chip.
VMEbus Slave Image 3 Control = 00000000?

The configured value is written into the VSI3_CTL register of the

Universe chip.
VMEbus Slave Image 3 Base Address Register = 00000000?

The configured value is written into the VSI3_BS register of the Universe
chip.
VMEbus Slave Image 3 Bound Address Register = 00000000?

The configured value is written into the VSI3_BD register of the Universe
chip.
VMEbus Slave Image 3 Translation Offset = 00000000?

The configured value is written into the VSI3_TO register of the Universe
chip.
PCI Miscellaneous Register = 10000000?

The configured value is written into the LMISC register of the Universe
chip.

3-20 Computer Group Literature Center Web Site

 Default Settings

Special PCI Slave Image Register = 00000000?

The configured value is written into the SLSI register of the Universe chip.
Master Control Register = 80C00000?
3
The configured value is written into the MAST_CTL register of the
Universe chip.
Miscellaneous Control Register = 52060000?

The configured value is written into the MISC_CTL register of the

Universe chip.
User AM Codes = 00000000?

The configured value is written into the USER_AM register of the

Universe chip.

Firmware Command Buffer

Firmware Command Buffer Enable = N?

Y Enables Firmware Command Buffer execution.

N Disables Firmware Command Buffer execution
(Default).

Firmware Command Buffer Delay = 5?

Defines the number of seconds to wait before firmware begins executing

the startup commands in the startup command buffer. During this delay,
you may press any key to prevent the execution of the startup command
buffer.
The default value of this parameter causes a startup delay of five seconds.
Firmware Command Buffer:
[’NULL’ terminates entry]?

The Firmware Command Buffer contents contain the BUG commands

which are executed upon firmware startup.
BUG commands you place into the command buffer should be typed just
as you enter the commands from the command line.

http://www.motorola.com/computer/literature 3-21
 PPCBug Firmware

The string ’NULL’ on a new line terminates the command line entries.
All PPCBug commands, except for the following, may be used within
the command buffer: DU, ECHO, LO, TA, VE.
3
Note Interactive editing of the startup command buffer is not
supported. If changes are needed to an existing set of startup
commands, a new set of commands with changes must be
reentered.

Standard Commands
The individual debugger commands are listed in the following table. The
commands are described in detail in the PPCBug Firmware Package
User’s Manual, listed in Appendix D, Related Documentation.

Note You can list all the available debugger commands by entering the
Help (HE) command alone. You can view the syntax for a
particular command by entering HE and the command
mnemonic, as listed below.

Table 3-1. Debugger Commands

Command Description
AS Assembler
BC Block of Memory Compare
BF Block of Memory Fill
BI Block of Memory Initialize
BM Block of Memory Move
BS Block of Memory Search
BR Breakpoint Insert
BV Block of Memory Verify
CACHE Modify Cache State
CM Concurrent Mode

3-22 Computer Group Literature Center Web Site

 Standard Commands

Table 3-1. Debugger Commands (Continued)

Command Description
CNFG Configure Board Information Block
3
CS Checksum a Block of data
CSAR PCI Configuration Space READ Access
CSAW PCI Configuration Space WRITE Access
DC Data Conversion and Expression Evaluation
DE Detect Errors
DS Disassembler
DU Dump S-Records
ECHO Echo String
ENV Set Environment to Bug/Operating System
FORK Fork Idle MPU at Address
FORKWR Fork Idle MPU with Registers
G “Alias” for “GO” Command
GD Go Direct (Ignore Breakpoints)
GEVBOOT Global Environment Variable Boot - Bootstrap Operating
System
GEVDEL Global Environment Variable Delete
GEVDUMP Global Environment Variable(s) Dump (NVRAM Header +
Data)
GEVEDIT Global Environment Variable Edit
GEVINIT Global Environment Variable Initialize (NVRAM Header)
GEVSHOW Global Environment Variable Show
GN Go to Next Instruction
GO Go Execute User Program
GT Go to Temporary Breakpoint
HE Help on Command(s)
IBM Indirect Block Move
IDLE Idle Master MPU
IOC I/O Control for Disk

http://www.motorola.com/computer/literature 3-23
 PPCBug Firmware

Table 3-1. Debugger Commands (Continued)

Command Description
IOI I/O Inquiry
3
IOP I/O Physical to Disk
IOT I/O “Teach” for Configuring Disk Controller
IRD Idle MPU Register Display
IRM Idle MPU Register Modify
IRS Idle MPU Register Set
LO Load S-Records from Host
M “Alias” for “MM” Command
MA Macro Define/Display
MAE Macro Edit
MAL Enable Macro Expansion Listing
MAR Macro Load
MAW Macro Save
MD Memory Display
MDS Memory Display (Sector)
MENU System Menu
MM Memory Modify
MMD Memory Map Diagnostic
MMGR Access Memory Manager
MS Memory Set
MW Memory Write
NAB Automatic Network Bootstrap Operating System
NAP Nap MPU
NBH Network Bootstrap Operating System and Halt
NBO Network Bootstrap Operating System
NIOC Network I/O Control
NIOP Network I/O Physical
NIOT I/O “Teach” for Configuring Network Controller
NOBR Breakpoint Delete

3-24 Computer Group Literature Center Web Site

 Standard Commands

Table 3-1. Debugger Commands (Continued)

Command Description
NOCM No Concurrent Mode
3
NOMA Macro Delete
NOMAL Disable Macro Expansion Listing
NOPA Printer Detach
NOPF Port Detach
NORB No ROM Boot
NOSYM Detach Symbol Table
NPING Network Ping
OF Offset Registers Display/Modify
PA Printer Attach
PBOOT Bootstrap Operating System
PF Port Format
PFLASH Program FLASH Memory
PS Put RTC into Power Save Mode
RB ROMboot Enable
RD Register Display
REMOTE Remote
RESET Cold/Warm Reset
RL Read Loop
RM Register Modify
RS Register Set
RUN MPU Execution/Status
SD Switch Directories
SET Set Time and Date
SROM SROM Examine/Modify
ST Self Test
SYM Symbol Table Attach
SYMS Symbol Table Display/Search
T Trace

http://www.motorola.com/computer/literature 3-25
 PPCBug Firmware

Table 3-1. Debugger Commands (Continued)

Command Description
TA Terminal Attach
3
TIME Display Time and Date
TM Transparent Mode
TT Trace to Temporary Breakpoint
VE Verify S-Records Against Memory
VER Revision/Version Display
WL Write Loop

Although a command (PFLASH) to allow the erasing and reprogramming

! of Flash memory is available to you, keep in mind that reprogramming any
Caution portion of Flash memory will erase everything currently contained in
Flash, including the PPCBug debugger, if the target address addresses the
bank in which it resides.

Diagnostics
The PPCBug hardware diagnostics are intended for testing and
troubleshooting the MVME5100.
In order to use the diagnostics, you must switch to the diagnostic directory.
You may switch between directories by using the SD (Switch Directories)
command. You may view a list of the commands in the directory that you
are currently in by using the HE (Help) command.
If you are in the debugger directory, the debugger prompt PPC6-Bug> is
displayed, and all of the debugger commands are available. Diagnostics
commands cannot be entered at the PPC6-Bug> prompt.
If you are in the diagnostic directory, the diagnostic prompt PPC6-Diag> is
displayed, and all of the debugger and diagnostic commands are available.
PPCBug’s diagnostic test groups are listed in Table 3-2. Note that not all
tests are performed on the MVME5100. Using the HE command, you can
list the diagnostic routines available in each test group. Refer to the

3-26 Computer Group Literature Center Web Site

 Standard Commands

PPCBug Diagnostics Manual, listed in Appendix D, Related

Documentation for complete descriptions of the diagnostic routines and
instructions on how to invoke them.
Table 3-2. Diagnostic Test Groups 3
Test Group Description
EPIC EPIC Timers Test
PHB PCI Bridge Revision Test
RAM RAM Tests (various)
HOSTDMA DMA Transfer Test
RTC MK48Txx Real Time Clock Tests
UART Serial Input/Output Tests (Register, IRQ, Baud, & Loopback)
Z8536 Z8536 Counter/Timer Tests*
SCC Serial Communications Controller (Z85C230) Tests*
PAR8730x Parallel Interface (PC8730x) Test*
KBD8730x PC8730x Keyboard/Mouse Tests*
ISABRDGE PCI/ISA Bridge Tests (Register Access & IRQ)
VME3 VME3 Tests (Register Read & Register Walking Bit)
DEC DEC21x43 Ethernet Controller Tests
CL1283 Parallel Interface (CL1283) Tests*

Notes
1. You may enter command names in either uppercase or lowercase.
2. Some diagnostics depend on restart defaults that are set up only in a
particular restart mode. Refer to the documentation on a particular
diagnostic for the correct mode.
3. Test Sets marked with an asterisk (*) are not available on the
MVME5100 (unless an IPMC712 or IPMC761 is mounted). The
ISABRDGE test is only performed if an IPMC761 is mounted on
the MVME5100. If the MVME5100 is operating in PMC mode
(IPMC761 is not mounted), then the test suite is bypassed.

http://www.motorola.com/computer/literature 3-27
 4Functional Description
4
Introduction
This chapter provides a functional description for the MVME5100 single
board computer. The MVME5100 is a high-performance product featuring
Motorola’s PowerPlus II Architecture with a choice of processors—
Motorola’s MPC7400 or MPC7410 with AltiVec™ technology, or the
low-power MPC750 class or MPC755 class processor.
The MVME5100 incorporates a highly optimized PCI interface and
memory controller enabling up to 582MB memory read bandwidth and
640MB burst write bandwidth.
The optimization of the memory bus is as important as optimization of the
system bus in order to achieve maximum system performance. The
MVME5100’s advanced PowerPlus II Architecture supports full PCI
throughput of 264MB without starving the CPU of its memory.
Additional features of the MVME5100 include dual Ethernet ports, dual
serial ports, and up to 17MB of Flash.

Features Summary
The table below lists the general features for the MVME5100. Refer to
Appendix A, Specifications, for additional product specifications and
information.
Table 4-1. MVME5100 General Features
Feature Specification
Microprocessors and MPC7400 @ 400 MHz internal clock frequency
Bus Clock Frequency MPC7410 @ 400 and 500 MHz internal clock frequency
MPC750 class @ 450 MHz internal clock frequency
MPC755 class @ 400 MHz internal clock frequency
Bus clock frequency up to 100 MHz

4-1
 Functional Description

Table 4-1. MVME5100 General Features (Continued)

Feature Specification
L2 Cache (Optional) 1MB (MPC750 class and MPC755 class), 1 or 2MB
(MPC7400) and 2MB (MPC7410) using burst-mode SRAM
modules.
4 Memory EEPROM, on-board programmable
1MB via two 32-pin PLCC/CLCC sockets;
16MB surface mount
Main Memory PC100 ECC SDRAM with 100 MHz bus
(SDRAM) 32MB to 512MB on board, expandable to
1GB via RAM500 memory mezzanine
NVRAM 32KB (4KB available for users)
Memory Controller Hawk System Memory Controller (SMC)
PCI Host Bridge Hawk PCI Host Bridge (PHB)
Interrupt Controller Hawk Multi-Processor Interrupt Controller (MPIC)
Peripheral Support Dual 16550-compatible asynchronous serial port’s routed to
the front panel RJ-45 connector (COM1) and on-board
header (COM2)
Dual Ethernet interfaces, one routed to the front panel
RJ-45, one routed to the front panel RJ-45 or optionally
routed to P2, RJ-45 on MVME761
VMEbus Tundra universe controller, 64-bit PCI
Programmable interrupter and interrupt handler
Programmable DMA controller with link list support
Full system controller functions
PCI/PMC/Expansion Two 32/64-bit PMC slots with front panel I/O, plus P2 rear
I/O (MVME2300 routing)
One PCI expansion connector (for the PMCSpan)
Miscellaneous Combined RESET and ABORT switch
Status LEDs
Form Factor 6U VME

4-2 Computer Group Literature Center Web Site

 Features Descriptions

Features Descriptions

General
As stated earlier, the MVME5100 is a high-performance VME based
single board computer featuring Motorola’s PowerPlus II Architecture 4
with a choice of processors.
Designed to meet the needs of OEMs servicing the military and aerospace,
industrial automation, and semiconductor process equipment market
segments, the MVME5100 is available in both commercial grade
(0° to 55° C) and industrial grade (–20° to 71° C) temperatures.
The MVME5100 has two input/output (I/O) modes of operation:
PMC mode and SBC mode. The SBC mode has two variants: IPMC761
and IPMC712. These variants depend on which IPMC module is being
used. In PMC mode, the MVME5100 is fully backwards compatible with
previous generation dual PMC products such as the MVME2300 and
MVME2400.
In the SBC mode (SBC/IPMC761 or SBC/IPMC712), the MVME5100 is
backwards compatible with the corresponding Motorola MVME761 or
MVME712M transition board originated for use with previous generation
single board computer products such as the MVME2600 and MVME2700.
It is important to note that MVME712M and MVME761 compatibility is
accomplished with the addition of the corresponding IPMC712 or
IPMC761 (an optional add-on PMC card). The IPMC712 and IPMC761
provide rear I/O support for one SCSI port, one parallel port, four serial
ports (two synchronous for 761 and one for 712, and two
asynchronous/synchronous for 761 and three for 712), and I2C
functionality through the Hawk ASIC. Rear I/O support for one single-
ended Ultra Wide SCSI device is only available when using the
SBC/IPMC761 mode if a 5-row P2 adaptor (MVME761-011) is used. If an
MVME761-001 or an MVME712M card is being used, the SCSI is
narrow. Also when the MVME761-011 is used, a limited set of PMC site
2 user I/O is also available on the P2 adaptor. This multi-function PMC
card is offered with the MVME5100 as a factory bundled configuration.

http://www.motorola.com/computer/literature 4-3
 Functional Description

The following diagram illustrates the architecture of the MVME5100

single board computer.

100 MHz MPC604 Processor Bus

L2 Cache
1M,2M Mezzanine SDRAM System
32MB to 512MB Registers
4 SDRAM
32MB to 512MB TL16C550
UART/9pin
Processor planar

Hawk Asic Flash

Clock SystemMemory Controller (SMC) 1MB to 17MB
Generator and PCI Host Bridge (PHB)

RTC/NVRAM/WD
M48T37V
Hawk X-bus

PCI Expansion
2,64-bit PMC Slots

33MHz 32/64-bit PCI Local Bus

DEBUG
RJ-45

TL16C550
UART

Ethernet 1 Ethernet 2 VME Bridge

10/100TX 10/100TX Universe 2
10/100TX

IPMC761 RECEPTACLE
RJ-45
10/100TX

Buffers
RJ-45

HDR
PMC Front I/O
Slot2
PMC Front I/O

Front Panel
SLot1

VME P2 712/761 or PMC VME P1

Figure 4-1. MVME5100 Block Diagram

4-4 Computer Group Literature Center Web Site

 Features Descriptions

Processor
The MVME5100 incorporates a BGA foot print that supports all of the
processors: MPC7400, MPC7410, MPC750 class, and MPC755 class. The
maximum external processor bus speed is 100 MHz.

Note All of the MVME5100 processors operate only with the

4
PowerPC architecture 60xbus interface.

System Memory Controller and PCI Host Bridge

The on-board Hawk ASIC provides the bridge function between the
processor’s bus and the PCI bus. It provides 32-bit addressing and 64-bit
data; however, 64-bit addressing (dual address cycle) is not supported. The
ASIC also supports various processor external bus frequencies up to
100 MHz.
There are four programmable map decoders for each direction to provide
flexible address mappings between the processor and the PCI bus. The
ASIC also provides a multi-processor interrupt controller (MPIC) to
handle various interrupt sources. They are: four MPIC timer interrupts,
interrupts from all PCI devices, and two software interrupts.

Memory

Flash Memory
The MVME5100 contains two banks of Flash memory. Bank B consists of
two 32-pin devices which can be populated with 1MB of Flash memory
(only 8-bit writes are supported for this bank). Refer to the application note
following for more write-protect information on this product.
Bank A has four 16-bit smart voltage Flash SMT devices. With 32Mbit
Flash devices, the Flash memory size is 16MB. Note that only 32-bit writes
are supported for this bank of Flash memory.

http://www.motorola.com/computer/literature 4-5
 Functional Description

Application Note: For Am29DL322C or Am29DL323C, 32Megabit

(4M x 8-Bit/2M x 16-bit) CMOS 3.0 Volt-only Flash Memory.
The Write Protect function provides a hardware method of protecting
certain boot sectors. If the system asserts V IL (low signal) on the
WP#/ACC pin, the device disables the program and erase capability,
independently of whether those sectors were protected or unprotected
4 using the method described in the Sector/Sector Block Protection and
Unprotection sections of the AMD data sheet. The two outermost 8KB
boot sectors are the two sectors containing the lowest addresses in a
bottom-boot-configured device, or the two sectors containing the highest
addresses in a top-boot-configured device.
The aforementioned Motorola implemented device (at the time of this
printing is the only Motorola qualified Flash device used on this product)
is a top-boot device, and as such, the write protected area is in the upper
16KB of each device. And, since Motorola is using four devices for the
soldered Flash bank, the write protected region corresponds to the upper
64KB of the soldered Flash memory map. Thus the address range of
$F4FF 0000 to F4FF FFFF is the write protected region when the J16
header is jumpered across pins 2 and 3. The boot sector of Flash bank A,
soldered Flash, can be read/write protected if jumper J16 is installed.
If PPCBug tries to write to those write-protected address areas when
pins 2-3 on J16 are set, the command will simply not finish (that is, erase
sector function stops at $F4FF 0000).

ECC SDRAM Memory

The MVME5100’s on-board memory and optional memory mezzanines
allow for a variety of memory size options. Memory size can be 64MB or
512MB for a total of 1GB on board and mezzanine ECC memory. The
memory is controlled by the hardware which provides single-bit error
correction and double-bit error detection (ECC is calculated over 72-bits).
Either one or two mezzanines can be installed. Each mezzanine will add
one bank of SDRAM memory of 256MB. A total of 512MB of mezzanine
memory can be added. Refer to Appendix C, RAM500 Memory Expansion
Module for more information.

4-6 Computer Group Literature Center Web Site

 Features Descriptions

P2 Input/Output (I/O) Modes

The MVME5100 has two P2 I/O modes (PMC and SBC) that are user-
configurable with jumpers on the board. The jumpers route the on-board
Ethernet port 2 to row C of the P2 connector. Ethernet jumpers (J4, J6, J10,
J17, and J20) should also be configured.
The SBC mode (SBC/IPMC761 or SBC/IPMC712) is backwards 4
compatible with the corresponding MVME761 and MVME712M
transition cards and the P2 adapter card (excluding PMC I/O routing) used
on the MVME2600/2700. The SBC/IPMC761 mode is accomplished by
configuring the on-board jumpers and attaching an IPMC761 PMC in
PMC slot 1 of the MVME5100. The SBC/IPMC712 mode is accomplished
by configuring the on-board jumpers and attaching an IPMC712 PMC in
PMC slot 1 of the MVME5100.
PMC mode is backwards compatible with the MVME2300/MVME2400.
PMC mode is accomplished by simply configuring the on-board jumpers.

Note Refer to Chapter 5, Pin Assignments for P2 input/output mode

jumper settings.

Input/Output Interfaces

Ethernet Interface
The MVME5100 incorporates dual Ethernet interfaces (port 1 and port 2)
via two Fast Ethernet PCI controller chips.
The port 1 10BaseT/100BaseTX interface is routed to the front panel. The
port 2 Ethernet interface is routed to either the front panel or the P2
connector as configured by jumpers. The front panel connectors are of the
RJ-45 type.
Every board will be assigned two Ethernet station addresses. The address
is $0001AFXXXXX where XXXXX is the unique number assigned to
each interface. Each Ethernet station address is displayed on a label
attached to the PMC front panel keep-out area.

http://www.motorola.com/computer/literature 4-7
 Functional Description

In addition, LAN 1 Ethernet address is stored in the configuration area of

the NVRAM specified by the Boot ROM and in SROM.

VMEbus Interface
The VMEbus interface is provided by the Universe II ASIC. Refer to the
Universe II User’s Manual, as listed in Appendix D, Related
4
Documentation, for additional information.

Asynchronous Communications
The MVME5100 provides dual asynchronous debug ports. The serial
signals COM1 and COM2 are routed through appropriate EIA-232 drivers
and receivers to an RJ-45 connector on the front panel (COM1) and an on-
board connector (COM2). The external signals are ESD protected.

Real-Time Clock & NVRAM & Watchdog Timer

The MVME5100’s design incorporates 32KB of non-volatile static RAM,
along with a real-time clock and a watchdog function an integrated device.
Refer to the M48T37V CMOS 32Kx8 Timekeeper SRAM Data Sheet, as
referenced in Appendix D, Related Documentationfor additional
programming and engineering information.

Timers
Timers and counters on the MVME5100 are provided by the board’s
hardware (Hawk ASIC). There are four 32-bit timers on the board that may
be used for system timing or to generate periodic interrupts.

Interrupt Routing
Legacy interrupt assignment for the PCI/ISA bridge is maintained to
ensure software compatibility between the MVME5100 and the
MVME2700 while in SBC mode (SBC/IPMC761 or SBC/IPMC712).
This is accomplished by using the corresponding on-board IPMC761 or
IPMC712 connector to route the PCI/ISA bridge interrupt signal to the
external interrupt 0 of the Hawk ASIC (MPIC).

4-8 Computer Group Literature Center Web Site

 Features Descriptions

Note The SCSI device on either the IPMC712 or IPMC761 uses the
standard INTA# pin J11-04 of PMC slot 1.

IDSEL Routing
Legacy IDSEL assignment for the PCI/ISA bridge is also maintained to
ensure software compatibility between MVME5100 and the MVME2700 4
while in SBC mode (SBC/IPMC761 or SBC/IPMC712).
The SBC/IPMC761 mode is accomplished by using the on-board
IPMC761 connector to route IDSEL (AD11) to the PCI/ISA bridge on the
IPMC761. The SBC/IPMC712 mode is accomplished by using the
on-board IPMC712 connector to route IDSEL (AD11) to the PCI/ISA
bridge on the IPMC712

Note The SCSI device on the IPMC712 and IPMC761 uses the
standard IDSEL pin J12-25 connected to AD16.

When a standard PMC card (not the IPMC712 or IPMC761) is plugged

into slot 1, its IDSEL assignment corresponds to the standard IDSEL pin
J12-25 and shall be connected to AD16.

http://www.motorola.com/computer/literature 4-9
 5Pin Assignments
5
Introduction
This chapter provides information on pin assignments for various jumpers
and connectors on the MVME5100 single board computer.

Summary
The following tables summarize all of the jumpers and connectors:

Jumper Description Connector Description

J1 RISCWatch header J3 IPMC761 interface
J2 PAL programming header J8 Memory expansion
J4 Ethernet port 2 J25 PCI expansion interface
configuration
J11 - J14 PMC interface (slot 1)
J6, J20 Operation mode jumpers J21 - J24 PMC interface (slot 2)
J7 Flash memory selection P1, P2 VMEbus interface
J10, J17 Ethernet port selection J9 Ethernet interface (LAN1)
J18 Ethernet interface (LAN2)
J15 System controller (VME) J19 COM1 interface
J16 Soldered Flash protection J5 COM2 interface

5-1
 Pin Assignments

Jumper Settings
The following table provides information about the jumper settings
associated with the MVME5100 single board computer. It also provides a
brief description of each jumper and the appropriate setting(s) for proper
board operation.
Table 5-1. Jumper Switches and Settings
Jumper Description Setting Default
5
J1 RISCWatch header None (factory use only) N/A
J2 PAL programming header None (lab use only) N/A
J4 Ethernet port 2 selection For P2 Ethernet port 2: No
(set in conjunction with Pins 1,2; 3,4; 5,6; 7,8 (set when in jumper
jumpers J10 and J17) SBC/IPMC716 mode) installed
No jumpers installed for (front
SBC/IPMC712 mode panel)
For front panel Ethernet port 2:
No jumpers installed
J6, J20 Operation mode Pins 1,2 for PMC mode on both PMC
(set both jumpers) Pins 2,3 for SBC/IPMC761 mode on mode
both
Pins 2,3 on J6 and pins 1,2 on J20 for
SBC/IPMC712 mode
J7 Flash memory selection Pins 1,2 for soldered Bank A Socketed
at boot Pins 2,3 for socketed Bank B Bank B

J10, J17 Ethernet port 2 selection For front panel Ethernet port 2: Front
(set in conjunction with Pins 1,3 and 2,4 on both jumpers panel
jumper J4) Ethernet
For P2 Ethernet port 2:
port 2
Pins 3,5 and 4,6 on both jumpers (set
for SBC/IPMC761 mode)
Pins 1,3 and 2,4 on both jumpers (set
for SBC/IPMC712 mode)

5-2 Computer Group Literature Center Web Site

 Connectors

Table 5-1. Jumper Switches and Settings (Continued)

Jumper Description Setting Default
J15 System controller (VME) Pins 1,2 for No SCON
Pins 2,3 for Auto SCON Auto
SCON
No jumper for ALWAYS SCON
J16 Soldered Flash protection Pins 1,2 enables programming of Flash Flash
Pins 2,3 disables programming of the prog.
enabled
two outermost boot blocks of Flash 5
(See Flash Memory on page 4-5 for
more information)

Connectors

IPMC761 Connector (J3) Pin Assignments

This connector is used to provide an interface to the IPMC761 module
signals and is located near J11. The pin assignments for this connector are
as follows:
Table 5-2. IPMC761 Connector Pin Assignments
Pin Assignment Pin
1 I2CSCL I2CSDA 2
3 GND GND 4
5 DB8# GND 6
7 GND DB9# 8
9 DB10# +3.3V 10
11 +3.3V DB11# 12
13 DB12# GND 14
15 GND DB13# 16
17 DB14# +3.3V 18
19 +3.3V DB15# 20
21 DBP1# GND 22

http://www.motorola.com/computer/literature 5-3
 Pin Assignments

Table 5-2. IPMC761 Connector Pin Assignments (Continued)

23 GND LANINT2_L 24
25 PIB_INT +3.3V 26
27 +3.3V PIB_PMCREQ# 28
29 PIB_PMCGNT# GND 30
31 GND +3.3V 32
33 +5.0V +5.0V 34
5 35 GND GND 36
37 +5.0V +5.0V 38
39 GND GND 40

Memory Expansion Connector (J8) Pin Assignments

This connector is used to provide memory expansion capability. A single
memory mezzanine card provides a maximum of 256MB of memory.
Attaching another memory mezzanine to the first mezzanine provides an
additional 512MB of expansion memory. The pin assignments for this
connector are as follows:
Table 5-3. Memory Expansion Connector Pin Assignments

Pin Assignment Pin

1 GND GND 2
3 DQ00 DQ01 4
5 DQ02 DQ03 6
7 DQ04 DQ05 8
9 DQ06 DQ07 10
11 +3.3V +3.3V 12
13 DQ08 DQ09 14
15 DQ10 DQ11 16
17 DQ12 DQ13 18
19 DQ14 DQ15 20
21 GND GND 22

5-4 Computer Group Literature Center Web Site

 Connectors

Table 5-3. Memory Expansion Connector Pin Assignments (Continued)

Pin Assignment Pin

23 DQ16 DQ17 24
25 DQ18 DQ19 26
27 DQ20 DQ21 28
29 DQ22 DQ23 30
31 +3.3V +3.3V 32
33 DQ24 DQ25 34
5
35 DQ26 DQ27 36
37 DQ28 DQ29 38
39 DQ30 DQ31 40
41 GND GND 42
43 DQ32 DQ33 44
45 DQ34 DQ35 46
47 DQ36 DQ37 48
49 DQ38 DQ39 50
51 +3.3V +3.3V 52
53 DQ40 DQ41 54
55 DQ42 DQ43 56
57 DQ44 DQ45 58
59 DQ46 DQ47 60
61 GND GND 62
63 DQ48 DQ49 64
65 DQ50 DQ51 66
67 DQ52 DQ53 68
69 +3.3V +3.3V 70
71 DQ54 DQ55 72
73 DQ56 DQ57 74
75 DQ58 DQ59 76
77 DQ60 DQ61 78
79 GND GND 80

http://www.motorola.com/computer/literature 5-5
 Pin Assignments

Table 5-3. Memory Expansion Connector Pin Assignments (Continued)

Pin Assignment Pin

81 DQ62 DQ63 82
83 CKD00 CKD01 84
85 CKD02 CKD03 86
87 CKD04 CKD05 88
89 +3.3V +3.3V 90
5 91 CKD06 CKD07 92
93 BA1 BA0 94
95 A12 A11 96
97 A10 A09 98
99 GND GND 100
101 A08 A07 102
103 A06 A05 104
105 A04 A03 106
107 A02 A01 108
109 +3.3V +3.3V 110
111 A00 CS_C0_L 112
113 CS_E0_L GND 114
115 CS_C1_L CS_E1_L 116
117 WE_L RAS_L 118
119 GND GND 120
121 CAS_L +3.3V 122
123 +3.3V DQMB0 124
125 DQMB1 SCL 126
127 SDA A1_SPD 128
129 A0_SPD MEZZ1_L 130
131 MEZZ2_L GND 132

5-6 Computer Group Literature Center Web Site

 Connectors

Table 5-3. Memory Expansion Connector Pin Assignments (Continued)

Pin Assignment Pin

133 GND SDRAMCLK1 134
135 SDRAMCLK3 +3.3V 136
137 SDRAMCLK4 SDRAMCLK2 138
139 GND GND 140

5
Note Pin 130, 131, MEZZ1_L, MEZZ2_L, configures the board’s
local bus frequency. If a single mezzanine is attached to the
board, MEZZ1_L will be pulled down on the board. If a second
mezzanine is attached on-top to the first, MEZZ2_L will be
pulled down on the board. This may cause the clock generation
logic to set the local bus frequency to 83.33 MHz if necessary.

http://www.motorola.com/computer/literature 5-7
 Pin Assignments

PCI Expansion Connector (J25) Pin Assignments

This connector is used to provide PCI/PMC expansion capability. The pin
assignments for this connector are as follows:
Table 5-4. PCI Expansion Connector Pin Assignments

Pin Assignment Pin

1 +3.3V +3.3V 2
5 3 PCICLK PMCINTA# 4
5 GND PMCINTB# 6
7 PURST# PMCINTC# 8
9 HRESET# PMCINTD# 10
11 TDO TDI 12
13 TMS TCK 14
15 TRST# PCIXP# 16
17 PCIXGNT# PCIXREQ# 18
19 +12V –12V 20
21 PERR# GND SERR# 22
23 LOCK# SDONE 24
25 DEVSEL# SBO# 26
27 GND GND 28
29 TRDY# IRDY# 30
31 STOP# FRAME# 32
33 GND GND 34
35 ACK64# Reserved 36
37 REQ64# Reserved 38

5-8 Computer Group Literature Center Web Site

 Connectors

Table 5-4. PCI Expansion Connector Pin Assignments

Pin Assignment Pin

39 PAR PCIRST# 40
41 C/BE1# C/BE0# 42
43 C/BE3# C/BE2# 44
45 AD1 AD0 46
47 AD3 AD2 48
49 AD5 AD4 50
5
51 AD7 AD6 52
53 AD9 AD8 54
55 AD11 +5V AD10 56
57 AD13 AD12 58
59 AD15 AD14 60
61 AD17 AD16 62
63 AD19 AD18 64
65 AD21 AD20 66
67 AD23 AD22 68
69 AD25 AD24 70
71 AD27 AD26 72
73 AD29 AD28 74
75 AD31 AD30 76

http://www.motorola.com/computer/literature 5-9
 Pin Assignments

Table 5-4. PCI Expansion Connector Pin Assignments

Pin Assignment Pin

77 PAR64 Reserved 78
79 C/BE5# C/BE4# 80
81 C/BE7# C/BE6# 82
83 AD33 AD32 84
85 AD35 AD34 86
5 87 AD37 AD36 88
89 AD39 AD38 90
91 AD41 GND AD40 92
93 AD43 AD42 94
95 AD45 AD44 96
97 AD47 AD46 98
99 AD49 AD48 100
101 AD51 AD50 102
103 AD53 AD52 104
105 AD55 AD54 106
107 AD57 AD56 108
109 AD59 AD58 110
111 AD61 AD60 112
113 AD63 AD62 114

5-10 Computer Group Literature Center Web Site

 Connectors

PCI Mezzanine Card (PMC) Connectors

These connectors provide 32/64-bit PCI interfaces and P2 I/O for two
optional add-on PCI mezzanine cards (PMC). The pin assignments for
these connectors are as follows.

Table 5-5. PMC Slot 1 Connector (J11) Pin Assignments

Pin Assignment Pin 5
1 TCK –12V 2
3 GND INTA# 4
5 INTB# INTC# 6
7 PMCPRSNT1# +5V 8
9 INTD# Not Used 10
11 GND Not Used 12
13 CLK GND 14
15 GND PMCGNT1# 16
17 PMCREQ1# +5V 18
19 +5V (Vio) AD31 20
21 AD28 AD27 22
23 AD25 GND 24
25 GND C/BE3# 26
27 AD22 AD21 28
29 AD19 +5V 30
31 +5V (Vio) AD17 32
33 FRAME# GND 34
35 GND IRDY# 36
37 DEVSEL# +5V 38
39 GND LOCK# 40
41 SDONE# SBO# 42
43 PAR GND 44
45 +5V (Vio) AD15 46

http://www.motorola.com/computer/literature 5-11
 Pin Assignments

Table 5-5. PMC Slot 1 Connector (J11) Pin Assignments (Continued)

Pin Assignment Pin
47 AD12 AD11 48
49 AD09 +5V 50
51 GND C/BE0# 52
53 AD06 AD05 54
55 AD04 GND 56
5 57 +5V (Vio) AD03 58
59 AD02 AD01 60
61 AD00 +5V 62
63 GND REQ64# 64

5-12 Computer Group Literature Center Web Site

 Connectors

Table 5-6. PMC Slot 1 Connector (J12) Pin Assignments

Pin Assignment Pin
1 +12V TRST# 2
3 TMS TDO 4
5 TDI GND 6
7 GND Not Used 8
9 Not Used Not Used 10
11 Pull-up to +3.3V +3.3V 12 5
13 RST# Pull-down to GND 14
15 +3.3V Pull-down to GND 16
17 Not Used GND 18
19 AD30 AD29 20
21 GND AD26 22
23 AD24 +3.3V 24
25 IDSEL1 AD23 26
27 +3.3V AD20 28
29 AD18 GND 30
31 AD16 C/BE2# 32
33 GND Not Used 34
35 TDRY# +3.3V 36
37 GND STOP# 38
39 PERR# GND 40
41 +3.3V SERR# 42
43 C/BE1# GND 44
45 AD14 AD13 46
47 GND AD10 48
49 AD08 +3.3V 50
51 AD07 Not Used 52
53 +3.3V Not Used 54
55 Not Used GND 56
57 Not Used Not Used 58

http://www.motorola.com/computer/literature 5-13
 Pin Assignments

Table 5-6. PMC Slot 1 Connector (J12) Pin Assignments (Continued)

Pin Assignment Pin
59 GND Not Used 60
61 ACK64# +3.3V 62
63 GND Not Used 64

5
Table 5-7. PMC Slot 1 Connector (J13) Pin Assignments

Pin Assignment Pin

1 Reserved GND 2
3 GND C/BE7# 4
5 C/BE6# C/BE5# 6
7 C/BE4# GND 8
9 +5V (Vio) PAR64 10
11 AD63 AD62 12
13 AD61 GND 14
15 GND AD60 16
17 AD59 AD58 18
19 AD57 GND 20
21 +5V (Vio) AD56 22
23 AD55 AD54 24
25 AD53 GND 26
27 GND AD52 28
29 AD51 AD50 30
31 AD49 GND 32
33 GND AD48 34

5-14 Computer Group Literature Center Web Site

 Connectors

Table 5-7. PMC Slot 1 Connector (J13) Pin Assignments (Continued)

Pin Assignment Pin

35 AD47 AD46 36
37 AD45 GND 38
39 +5V (Vio) AD44 40
41 AD43 AD42 42
43 AD41 GND 44 5
45 GND AD40 46
47 AD39 AD38 48
49 AD37 GND 50
51 GND AD36 52
53 AD35 AD34 54
55 AD33 GND 56
57 +5V (Vio) AD32 58
59 Reserved Reserved 60
61 Reserved GND 62
63 GND Reserved 64

http://www.motorola.com/computer/literature 5-15
 Pin Assignments

Table 5-8. PMC Slot 1 Connector (J14) Pin Assignments

Pin Assignment Pin

1 Jumper Configurable PMC1_2 (P2-A1) 2
3 Jumper Configurable PMC1_4 (P2-A2) 4
5 Jumper Configurable PMC1_6 (P2-A3) 6
7 Jumper Configurable PMC1_8 (P2-A4) 8
5
9 PMC1 _9 (P2-C5) PMC1_10 (P2-A5) 10
11 PMC1_11 (P2-C6) PMC1_12 (P2-A6) 12
13 PMC1_13 (P2-C7) PMC1_14 (P2-A7) 14
15 PMC1_15 (P2-C8) PMC1_16 (P2-A8) 16
17 PMC1_17 (P2-C9) PMC1_18 (P2-A9) 18
19 PMC1_19 (P2-C10) PMC1_20 (P2-A10) 20
21 PMC1_21 (P2-C11) PMC1_22 (P2-A11) 22
23 PMC1_23 (P2-C12) PMC1_24 (P2-A12) 24
25 PMC1_25 (P2-C13) PMC1_26 (P2-A13) 26
27 PMC1_27 (P2-C14) PMC1_28 (P2-A14) 28
29 PMC1_29 (P2-C15) PMC1_30 (P2-A15) 30
31 PMC1_31 (P2-C16) PMC1_32 (P2-A16) 32
33 PMC1_33 (P2-C17) PMC1_34 (P2-A17) 34
35 PMC1_35 (P2-C18) PMC1_36 (P2-A18) 36
37 PMC1_37 (P2-C19) PMC1_38 (P2-A19) 38
39 PMC1_39 (P2-C20) PMC1_40 (P2-A20) 40
41 PMC1_41 (P2-C21) PMC1_42 (P2-A21) 42
43 PMC1_43 (P2-C22) PMC1_44 (P2-A22) 44
45 PMC1_45 (P2-C23) PMC1_46 (P2-A23) 46
47 PMC1_47 (P2-C24) PMC1_48 (P2-A24) 48
49 PMC1_49 (P2-C25) PMC1_50 (P2-A25) 50
51 PMC1_51 (P2-C26) PMC1_52 (P2-A26) 52
53 PMC1_53 (P2-C27) PMC1_54 (P2-A27) 54

5-16 Computer Group Literature Center Web Site

 Connectors

Table 5-8. PMC Slot 1 Connector (J14) Pin Assignments

Pin Assignment Pin

55 PMC1_55 (P2-C28) PMC1_56 (P2-A28) 56
57 PMC1_57 (P2-C29) PMC1_58 (P2-A29) 58
59 PMC1_59 (P2-C30) PMC1_60 (P2-A30) 60
61 PMC1_61 (P2-C31) PMC1_62 (P2-A31) 62
63 PMC1_63 (P2-C32) PMC1_64 (P2-A32) 64
5
Jumper configuration is dependent upon the P2 I/O mode chosen
(PMC or SBC mode (SBC/IPMC761 or SBC/IPMC712)).

http://www.motorola.com/computer/literature 5-17
 Pin Assignments

Table 5-9. PMC Slot 2 Connector (J21) Pin Assignments

Pin Assignment Pin
1 TCK –12V 2
3 GND INTA# 4
5 INTB# INTC# 6
7 PMCPRSNT2# +5V 8
5 9 INTD# Not Used 10
11 GND Not Used 12
13 CLK GND 14
15 GND PMCGNT2# 16
17 PMCREQ2# +5V 18
19 +5V (Vio) AD31 20
21 AD28 AD27 22
23 AD25 GND 24
25 GND C/BE3# 26
27 AD22 AD21 28
29 AD19 +5V 30
31 +5V (Vio) AD17 32
33 FRAME# GND 34
35 GND IRDY# 36
37 DEVSEL# +5V 38
39 GND LOCK# 40
41 SDONE# SBO# 42
43 PAR GND 44
45 +5V (Vio) AD15 46
47 AD12 AD11 48

5-18 Computer Group Literature Center Web Site

 Connectors

Table 5-9. PMC Slot 2 Connector (J21) Pin Assignments (Continued)

Pin Assignment Pin
49 AD09 +5V 50
51 GND C/BE0# 52
53 AD06 AD05 54
55 AD04 GND 56
57 +5V (Vio) AD03 58 5
59 AD02 AD01 60
61 AD00 +5V 62
63 GND REQ64# 64

Table 5-10. PMC Slot 2 Connector (J22) Pin Assignments

Pin Assignment Pin

1 +12V TRST# 2

3 TMS TDO 4

5 TDI GND 6

7 GND Not Used 8

9 Not Used Not Used 10

11 Pull-up to +3.3V +3.3V 12

13 RST# Pull-down to GND 14

15 +3.3V Pull-down to GND 16

17 Not Used GND 18

19 AD30 AD29 20

21 GND AD26 22

http://www.motorola.com/computer/literature 5-19
 Pin Assignments

Table 5-10. PMC Slot 2 Connector (J22) Pin Assignments (Continued)

Pin Assignment Pin

23 AD24 +3.3V 24

25 IDSEL2 AD23 26

27 +3.3V AD20 28

29 AD18 GND 30
5
31 AD16 C/BE2# 32

33 GND Not Used 34

35 TDRY# +3.3V 36

37 GND STOP# 38

39 PERR# GND 40

41 +3.3V SERR# 42

43 C/BE1# GND 44

45 AD14 AD13 46

47 GND AD10 48

49 AD08 +3.3V 50

51 AD07 Not Used 52

53 +3.3V Not Used 54

55 Not Used GND 56

57 Not Used Not Used 58

59 GND Not Used 60

61 ACK64# +3.3V 62

63 GND Not Used 64

5-20 Computer Group Literature Center Web Site

 Connectors

Table 5-11. PMC Slot 2 Connector (J23) Pin Assignments

Pin Assignment Pin

1 Reserved GND 2
3 GND C/BE7# 4
5 C/BE6# C/BE5# 6
7 C/BE4# GND 8 5
9 +5V (Vio) PAR64 10
11 AD63 AD62 12
13 AD61 GND 14
15 GND AD60 16
17 AD59 AD58 18
19 AD57 GND 20
21 +5V (Vio) AD56 22
23 AD55 AD54 24
25 AD53 GND 26
27 GND AD52 28
29 AD51 AD50 30
31 AD49 GND 32
33 GND AD48 34
35 AD47 AD46 36
37 AD45 GND 38
39 +5V (Vio) AD44 40
41 AD43 AD42 42
43 AD41 GND 44
45 GND AD40 46

http://www.motorola.com/computer/literature 5-21
 Pin Assignments

Table 5-11. PMC Slot 2 Connector (J23) Pin Assignments (Continued)

Pin Assignment Pin

47 AD39 AD38 48
49 AD37 GND 50
51 GND AD36 52
53 AD35 AD34 54
5 55 AD33 GND 56
57 +5V (Vio) AD32 58
59 Reserved Reserved 60
61 Reserved GND 62
63 GND Reserved 64

Table 5-12. PMC Slot 2 Connector (J24) Pin Assignments

Pin Assignment Pin

1 PMC2_1 (P2-D1) PMC2_2 (P2-Z1) 2

3 PMC2_3 (P2-D2) PMC2_4 (P2-D3) 4
5 PMC2_5 (P2-Z3) PMC2_6 (P2-D4) 6
7 PMC2_7 (P2-D5) PMC2_8 (P2-Z5) 8
9 PMC2_9 (P2-D6) PMC2_10 (P2-D7) 10
11 PMC2_11 (P2-Z7) PMC2_12 (P2-D8) 12
13 PMC2_13 (P2-D9) PMC2_14 (P2-Z9) 14
15 PMC2_15 (P2-D10 PMC2_16 (P2-D11) 16
17 PMC2_17 (P2-Z11) PMC2_18 (P2-D12) 18
19 PMC2_19 (P2-D13) PMC2_20 (P2-Z13) 20
21 PMC2_21 (P2-D14) PMC2_22 (P2-D15) 22
23 PMC2_23 (P2-Z15) PMC2_24 (P2-D16) 24

5-22 Computer Group Literature Center Web Site

 Connectors

Table 5-12. PMC Slot 2 Connector (J24) Pin Assignments (Continued)

Pin Assignment Pin

25 PMC2_25 (P2-D17) PMC2_26 (P2-Z17) 26

27 PMC2_27 (P2-D18) PMC2_28 (P2-D19) 28
29 PMC2_29 (P2-Z19) PMC2_30 (P2-D20) 30
31 PMC2_31 (P2-D21) PMC2_32 (P2-Z21) 32
33 PMC2_33 (P2-D22 PMC2_34 (P2-D23) 34 5
35 PMC2_35 (P2-Z23) PMC2_36 (P2-D24) 36
37 PMC2_37 (P2-D25) PMC2_38 (P2-Z25 38
39 PMC2_39 (P2-D26) PMC2_40 (P2-D27) 40
41 PMC2_41 (P2-Z27) PMC2_42 (P2-D28) 42
43 PMC2_43 (P2-D29) PMC2_44 (P2-Z29) 44
45 PMC2_45 (P2-D30) PMC2_46 (P2-Z31) 46
47 Not Used Not Used 48
49 Not Used Not Used 50
51 Not Used Not Used 52
53 Not Used Not Used 54
55 Not Used Not Used 56
57 Not Used Not Used 58
59 Not Used Not Used 60
61 Not Used Not Used 62
63 Not Used Not Used 64

http://www.motorola.com/computer/literature 5-23
 Pin Assignments

VMEbus Connectors P1 & P2 Pin Assignments (PMC mode)

The VMEbus connector P1 provides power and VME signals for 24-bit
address and 16-bit data. The pin assignments for the connector are
specified by the IEEE P1014-1987 VMEbus Specification and the VME64
Extension Standard.
Row B of connector P2 provides power to the MVME5100, and to the
upper eight VMEbus address lines, and additional 16 VMEbus data lines.
Rows A, C, Z, and D provide power and interface signals to the
5
MVME762 transition module. The pin assignments for connector P2 in
PMC mode are as follows:

Table 5-13. VMEbus Connector P2 Pin Assignments (PMC Mode)

Pin Row Z Row A Row B Row C Row D

1 PMC2_2 (J24-2) PMC1_2 (J14-2) +5V PMC1_1 (J14-1) PMC2_1 (J24-1)

2 GND PMC1_4 (J14-4) GND PMC1_3 (J14-3) PMC2_3 (J24-3)

3 PMC2_5 (J24-5) PMC1_6 (J14-6) RETRY# PMC1_5 (J14-5) PMC2_4 (J24-4)

4 GND PMC1_8 (J14-8) VA24 PMC1_7 (J14-7) PMC2_6 (J24-6)

5 PMC2_8 (J24-8) PMC1_10 (J14-10) VA25 PMC1_9 (J14-9) PMC2_7 (J24-7)

6 GND PMC1_12 (J14-12) VA26 PMC1_11 (J14-11) PMC2_9 (J24-9)

7 PMC2_11(J24-11) PMC1_14 (J14-14) VA27 PMC1_13 (J14-13) PMC2_10 (J24-10)

8 GND PMC1_16 (J14-16) VA28 PMC1_15 (J14-15) PMC2_12 (J24-12)

9 PMC2_14 (J24-14) PMC1_18 (J14-18) VA29 PMC1_17 (J14-17) PMC2_13 (J24-13)

10 GND PMC1_20 (J14-20) VA30 PMC1_19 (J14-19) PMC2_15 (J24-15)

11 PMC2_17 (J24-17) PMC1_22 (J14-22) VA31 PMC1_21 (J14-21) PMC2_16 (J24-16)

12 GND PMC1_24 (J14-24) GND PMC1_23 (J14-23) PMC2_18 (J24-18)

13 PMC2_20 (J24-20) PMC1_26 (J14-26) +5V PMC1_25 (J14-25) PMC2_19 (J24-19)

14 GND PMC1_28 (J14-28) VD16 PMC1_27 (J14-27) PMC2_21 (J24-21)

5-24 Computer Group Literature Center Web Site

 Connectors

Table 5-13. VMEbus Connector P2 Pin Assignments (PMC Mode)

Pin Row Z Row A Row B Row C Row D

15 PMC2_23 (J24-23) PMC1_30 (J14-30) VD17 PMC1_29 (J14-29) PMC2_22 (J24-22)

16 GND PMC1_32 (J14-32) VD18 PMC1_31 (J14-31) PMC2_24 (J24-24)

17 PMC2_26 (J24-26) PMC1_34 (J14-34) VD19 PMC1_33 (J14-33) PMC2_25 (J24-25)

18 GND PMC1_36 (J14-36) VD20 PMC1_35 (J14-35) PMC2_27 (J24-27)

5
19 PMC2_29 (J24-29) PMC1_38 (J14-38) VD21 PMC1_37 (J14-37) PMC2_28 (J24-28)

20 GND PMC1_40 (J14-40) VD22 PMC1_39 (J14-39) PMC2_30 (J24-30)

21 PMC2_32 (J24-32) PMC1_42 (J14-42) VD23 PMC1_41 (J14-41) PMC2_31 (J24-31)

22 GND PMC1_44 (J14-44) GND PMC1_43 (J14-43) PMC2_33 (J24-33)

23 PMC2_35 (J24-35) PMC1_46 (J14-46) VD24 PMC1_45 (J14-45) PMC2_34 (J24-34)

24 GND PMC1_48 (J14-48) VD25 PMC1_47 (J14-47) PMC2_36 (J24-36)

25 PMC2_38 (J24-38) PMC1_50 (J14-50) VD26 PMC1_49 (J14-49) PMC2_37 (J24-37)

26 GND PMC1_52 (J14-52) VD27 PMC1_51 (J14-51) PMC2_39 (J24-39)

27 PMC2_41 (J24-41) PMC1_54 (J14-54) VD28 PMC1_53 (J14-53) PMC2_40 (J24-40)

28 GND PMC1_56 (J14-56) VD29 PMC1_55 (J14-55) PMC2_42 (J24-42)

29 PMC2_44 (J24-44) PMC1_58 (J14-58) VD30 PMC1_57 (J14-57) PMC2_43 (J24-43)

30 GND PMC1_60 (J14-60) VD31 PMC1_59 (J14-59) PMC2_45 (J24-45)

31 PMC2_46 (J24-46) PMC1_62 (J14-62) GND PMC1_61 (J14-61) GND

32 GND PMC1_64 (J14-64) +5V PMC1_63 (J14-63) VPC

http://www.motorola.com/computer/literature 5-25
 Pin Assignments

VMEbus P1 & P2 Connector Pin Assignments (SBC Mode)

The VMEbus connector P1 provides power and VME signals for 24-bit
address and 16-bit data. The pin assignments for the connector are
specified by the IEEE P1014-1987 VMEbus Specification and the VME64
Extension Standard.
Row B of connector P2 provides power to the MVME5100 and to the
upper 8 VMEbus address lines and additional 16 VMEbus data lines.
Rows A, C, Z, and D provide power and interface signals to the
5
MVME761 or MVME712M transition module in SBC mode
(SBC/IPMC761 or SBC/IPMC712).
It is important to note that the PMC I/O routing to row D and Z are not the
same as MVME2600/2700. The PMC I/O routing for row D and row Z is
the same as the PMC mode with the exception of pins Z1, 3, 5, 7, 9, 11, 13,
15, and 17 which are used for extended SCSI.

Note A PMC card installed in slot 2 of an MVME5100 in SBC mode

(SBC/IPMC761 or SBC/IPMC712) must not connect to J24-2, 5,
8, 11, 14, 17, 20, 23, and 26 since they are connected to the
extended SCSI signals of the MVME5100.

The pin assignments for the P2 connector using the IPMC761 or the
IPMC712 are listed in the following two tables:

Table 5-14. VMEbus P2 Connector Pinouts with IPMC761

Pin Row Z Row A Row B Row C Row D
1 DB8# DB0# +5V RD- (10/100) PMC2_1 (J24-1)
2 GND DB1# GND RD+ (10/100) PMC2_3 (J24-3)
3 DB9# DB2# RETRY# TD- (10/100) PMC2_4 (J24-4)
4 GND DB3# VA24 TD+ (10/100) PMC2_6 (J24-6)
5 DB10# DB4# VA25 Not Used PMC2_7 (J24-7)
6 GND DB5# VA26 Not Used PMC2_9 (J24-9)

5-26 Computer Group Literature Center Web Site

 Connectors

Table 5-14. VMEbus P2 Connector Pinouts with IPMC761 (Continued)

Pin Row Z Row A Row B Row C Row D
7 DB11# DB6# VA27 +12VF PMC2_10 (J24-10)
8 GND DB7# VA28 PRSTB# PMC2_12 (J24-12)
9 DB12# DBP# VA29 PRD0 PMC2_13 (J24-13)
10 GND ATN# VA30 PRD1 PMC2_15 (J24-15)
11 DB13# BSY# VA31 PRD2 PMC2_16 (J24-16)
12 GND ACK# GND PRD3 PMC2_18 (J24-18)
5
13 DB14# RST# +5V PRD4 PMC2_19 (J24-19)
14 GND MSG# VD16 PRD5 PMC2_21 (J24-21)
15 DB15# SEL# VD17 PRD6 PMC2_22 (J24-22)
16 GND D/C# VD18 PRD7 PMC2_24 (J24-24)
17 DBP1# REQ# VD19 PRACK# PMC2_25 (J24-25)
18 GND O/I# VD20 PRBSY PMC2_27 (J24-27)
19 PMC2_29 (J24-29) AFD# VD21 PRPE PMC2_28 (J24-28)
20 GND SLIN# VD22 PRSEL PMC2_30 (J24-30)
21 PMC2_32 (J24-32) TXD3 VD23 INIT# PMC2_31 (J24-31)
22 GND RXD3 GND PRFLT# PMC2_33 (J24-33)
23 PMC2_35 (J24-35) RTXC3 VD24 TXD1_232 PMC2_34 (J24-34)
24 GND TRXC3 VD25 RXD1_232 PMC2_36 (J24-36)
25 PMC2_38 (J24-38) TXD3 VD26 RTS1_232 PMC2_37 (J24-37)
26 GND RXD3 VD27 CTS1_232 PMC2_39 (J24-39)
27 PMC2_41 (J24-41) RTXC4 VD28 TXD2_232 PMC2_40 (J24-40)
28 GND TRXC4 VD29 RXD2_232 PMC2_42 (J24-42)
29 PMC2_44 (J24-44) VD30 RTS2_232 PMC2_43 (J24-43)
30 GND -12VF VD31 CTS2_232 PMC2_45 (J24-45)
31 PMC2_46 (J24-46) MSYNC# GND MDO GND
32 GND MCLK +5V MDI VPC

http://www.motorola.com/computer/literature 5-27
 Pin Assignments

Note Rows A and C and Z’s (Z1, 3, 5, 7, 9, 11, 13, 15, and 17)
functionality is provided by the IPMC761 in slot 1 and the
MVME5100 Ethernet port 2.

Table 5-15. VMEbus Connector P2 Pinout with IPMC712

Pin Row Z Row A Row B Row C Row D
1 PMC2_2 DB0# +5V C- (10/100) PMC2_1 (J24-1)
5 2 GND DB1# GND C+ (10/100) PMC2_3 (J24-3)
3 PMC2_5 DB2# N/C T- (10/100) PMC2_4 (J24-4)
4 GND DB3# VA24 T+ (10/100) PMC2_6 (J24-6)
5 PMC2_8 DB4# VA25 R- PMC2_7 (J24-7)
6 GND DB5# VA26 R+ PMC2_9 (J24-9)
7 PMC2_11 DB6# VA27 +12V (LAN) PMC2_10 (J24-10)
8 GND DB7# VA28 PRSTB# PMC2_12 (J24-12)
9 PMC2-14 DBP# VA29 P DB0 PMC2_13 (J24-13)
10 GND ATN# VA30 P DB1 PMC2_15 (J24-15)
11 PMC2_17 BSY# VA31 P DB2 PMC2_16 (J24-16)
12 GND ACK# GND P DB3 PMC2_18 (J24-18)
13 PMC2_20 RST# +5V P DB4 PMC2_19 (J24-19)
14 GND MSG# VD16 P DB5 PMC2_21 (J24-21)
15 PMC2_23 SEL# VD17 P DB6 PMC2_22 (J24-22)
16 GND D/C# VD18 P DB7 PMC2_24 (J24-24)
17 PMC2_26 REQ# VD19 P ACK# PMC2_25 (J24-25)
18 GND I/O# VD20 P BSY PMC2_27 (J24-27)
19 PMC2_29 (J24-29) TXD# VD21 P PE PMC2_28 (J24-28)
20 GND RXD3# VD22 P SEL PMC2_30 (J24-30)
21 PMC2_32 (J24-32) RTS3 VD23 P IME PMC2_31 (J24-31)
22 GND CTS3 GND P FAULT# PMC2_33 (J24-33)
23 PMC2_35 (J24-35) DTR3 VD24 TXD1_232 PMC2_34 (J24-34)
24 GND DCD3 VD25 RXD1 PMC2_36 (J24-36)

5-28 Computer Group Literature Center Web Site

 Connectors

Table 5-15. VMEbus Connector P2 Pinout with IPMC712 (Continued)

Pin Row Z Row A Row B Row C Row D
25 PMC2_38 (J24-38) TXD4 VD26 RTS1 PMC2_37 (J24-37)
26 GND RXD4 VD27 CTS1 PMC2_39 (J24-39)
27 PMC2_41 (J24-41) RTS4 VD28 TXD2 PMC2_40 (J24-40)
28 GND TRXC4 VD29 RXD2 PMC2_42 (J24-42)
29 PMC2_44 (J24-44) CTS4 VD30 RTS2 PMC2_43 (J24-43)
30 GND DTR4 VD31 CTS2 PMC2_45 (J24-45)
5
31 PMC2_46 (J24-46) DCD4 GND DTR2 GND
32 GND RTXC4 +5V DCD2 VPC

http://www.motorola.com/computer/literature 5-29
 Pin Assignments

10BaseT/100BaseTx Connector Pin Assignments

The board’s dual 10BaseT/100BaseTX RJ-45 connectors (J9 and J18) are
located on the front plate. The connections provide two LAN connections
(LAN1-J18 and LAN2-J9). The pin assignments for these connectors are
as follows:

Table 5-16. 10BaseT/100BaseTX Connector Pin Assignment

5 Pin Assignment
1 TD+
2 TD–
3 RD+
4 AC Terminated
5 AC Terminated
6 RD–
7 AC Terminated
8 AC Terminated

5-30 Computer Group Literature Center Web Site

 Connectors

COM1 and COM2 Connector Pin Assignments

A standard RJ-45 connector located on the front panel and a 9-pin header
located near the bottom edge of the MVME5100 provides the interface to
the serial debug ports. The RJ-45 connector is for COM1 and the 9-pin
header is for COM2.
The pin assignments for these connectors are as follows:

Table 5-17. COM1 (J19) Connector Pin Assignments 5

Pin Assignment
1 DCD
2 RTS
3 GNDC
4 TXD
5 RXD
6 GNDC
7 CTS
8 DTR

Table 5-18. COM2 (J5) Connector Pin Assignments

Pin Assignment
1 DCD
2 DSR
3 RXD
4 RTS
5 TXD
6 CTS
7 DTR
8 RI
9 GND

http://www.motorola.com/computer/literature 5-31
 6Programming the MVME51xx
6
Introduction
This chapter provides basic information useful in programming the
MVME51xx. This includes a description of memory maps, control and
status registers, PCI arbitration, interrupt handling, sources of reset, and
big/little-endian issues.
For additional programming information about the MVME51xx, refer to
the MVME5100 Single Board Computer Programmer’s Reference Guide,
listed in Appendix D, Related Documentation.
For programming information about the PMCs, refer to the applicable
user’s manual furnished with the PMCs.

Memory Maps
There are multiple buses on the MVME51xx and each bus domain has its
own view of the memory map. The following sections describe the
MVME51xx memory organization from the following three points of
view:
❏ The mapping of all resources as viewed by the MPU (processor bus
memory map)
❏ The mapping of onboard resources as viewed by PCI local bus
masters (PCI bus memory map)
❏ The mapping of onboard resources as viewed by VMEbus masters
(VMEbus memory map)
Additional detailed memory maps can be found in the MVME5100 Single
Board Computer Programmer’s Reference Guide.

6-1
 Programming the MVME51xx

Processor Bus Memory Map

The processor memory map configuration is under the control of the PHB
and SMC portions of the Hawk ASIC. The Hawk adjusts system mapping
to suit a given application via programmable map decoder registers. At
system power-up or reset, a default processor memory map takes over.

Default Processor Memory Map

The default processor memory map that is valid at power-up or reset
remains in effect until reprogrammed for specific applications. Table 6-1
defines the entire default map ($00000000 to $FFFFFFFF).
6 Table 6-1. Default Processor Memory Map
Processor Address
Size Definition
Start End
0000 0000 7FFF FFFF 2GB Not mapped
8000 0000 8080 FFFF 8M+64K Zero-based PCI/ISA I/O space
8081 0000 FEF7 FFFF 2GB-24MB-576KB Not mapped
FEF8 0000 FEF8 FFFF 64KB System memory controller registers
FEF9 0000 FEFE FFFF 384KB Not mapped
FEFF 0000 FEFF FFFF 64KB PCI host bridge (PHB) registers
FF00 0000 FFEF FFFF 15MB Not mapped
FFF0 0000 FFFF FFFF 1MB ROM/Flash Bank A or Bank B (see
note)

Note The first 1MB of ROM/Flash Bank A (soldered Flash up to 8MB)

appears in this range after a reset if the rom_b_rv control bit in
the SMC’s ROM B Base/Size register is cleared. If the rom_b_rv
control bit is set, this address range maps to ROM/Flash Bank B
(socketed 1MB Flash).

6-2 Computer Group Literature Center Web Site

 Memory Maps

For an example of the CHRP memory map, refer to Table 6-2. For detailed
processor memory maps, including suggested CHRP- and PREP-
compatible memory maps, refer to the MVME5100 Single Board
Computer Programmer’s Reference Guide.

Processor Memory Map

The following table describes a suggested CHRP memory map from the
point of view of the processor. This memory map is an alternative to the
PREP memory map. Note: in all recommended CHRP maps, the beginning
of PCI memory space is determined by the end of DRAM rounded up to
the nearest 256MB-boundary as required by CHRP. For example, if
memory was 1G on the baseboard and 192MB on a mezzanine, the 6
beginning of PCI memory would be rounded up to address 0x50000000
(1G + 256M).
Table 6-2. Suggested CHRP Memory Map
Processor Address Size Definition Notes
Start End
0000 0000 top_dram dram_size System memory (onboard DRAM) 1
top_dram F3FF FFFF 4G-dram_size PCI memory space 1, 5
F400 0000 F7FF FFFF 64MB Flash Bank A (optional) 1, 2
F800 0000 FBFF FFFF 64MB Flash Bank B (optional) 1, 2
FC00 0000 FDFF FFFF 32MB Reserved
FE00 0000 FE7F FFFF 8MB PCI/ISA I/O space 1
FE80 0000 FEF7 FFFF 7.5MB Reserved
FEF8 0000 FEF8 FFFF 64KB System memory controller registers
FEF9 0000 FEFE FFFF 384KB Reserved
FEFF 0000 FEFF FFFF 64KB Processor host bridge registers 4
FF00 0000 FF7F FFFF 8MB Flash Bank A (preferred) 1, 2
FF80 0000 FF8F FFFF 1MB Flash Bank B (preferred) 1, 2
FF90 0000 FFEF FFFF 6MB Reserved
FFF0 0000 FFFF FFFF 1MB Boot ROM 3

http://www.motorola.com/computer/literature 6-3
 Programming the MVME51xx

Notes
1. Programmable via Hawk ASIC.
2. The actual PowerPlus II size of each ROM/Flash bank may vary.
3. The first 1MB of ROM/Flash Bank A appears at this range after a
reset if the rom_b_rv control bit is cleared. If the rom_b_rv control
bit is set, this address maps to ROM/Flash Bank B.
4. The only method to generate a PCI interrupt acknowledge cycle
(8259 IACK) is to perform a read access to the Hawks PIACK
register at 0xFEFF0030.
6 5. VME should be placed at the top of PCI memory space.
The following table shows the programmed values for the associated
Hawk PCI host bridge registers for the suggested processor memory map.
Table 6-3. Hawk PPC Register Values for Suggested Memory
Map
Address Register Name Register Name
FEFF 0040 MSADD0 X000 F3FF [X:1..8]
FEFF 0044 MSOFF0 & MSATT0 0000 00C2
FEFF 0048 MSADD1 FE00 FE7F
FEFF 004C MSOFF1 & MSATT1 0200 00C0
FEFF 0050 MSADD2 0000 0000
FEFF 0054 MSOFF2 & MSATT2 0000 0000
FEFF 0058 MSADD3 0000 0000
FEFF 005C MSOFF3 & MSATT3 0000 0000

PCI Memory Map

Following a reset, the Hawk ASIC disables all PCI slave map decoders.
The MVME5100 is fully capable of supporting both PREP and CHRP PCI
memory maps with RAM size limited to 2GB.

6-4 Computer Group Literature Center Web Site

 Memory Maps

VME Memory Map

The MVME5100 is fully capable of supporting both the PREP and the
CHRP VME memory maps examples with RAM size limited to 2GB.

PCI Local Bus Memory Map

The PCI memory map is controlled by the MPU/PCI bus bridge controller
portion of the Hawk ASIC and by the Universe PCI/VME bus bridge
ASIC. The Hawk and Universe devices adjust system mapping to suit a
given application via programmable map decoder registers.
No default PCI memory map exists. Resetting the system turns the PCI 6
map decoders off, and they must be reprogrammed in software for the
intended application.
For detailed PCI memory maps, including suggested CHRP- and PREP-
compatible memory maps, refer to the MVME5100 Single Board
Computer Programmer’s Reference Guide.

VMEbus Memory Map

The VMEbus is programmable. Like other parts of the MVME51xx
memory map, the mapping of local resources as viewed by VMEbus
masters varies among applications.
The Universe PCI/VME bus bridge ASIC includes a user-programmable
map decoder for the VMEbus-to-local-bus interface. The address
translation capabilities of the Universe enable the processor to access any
range of addresses on the VMEbus.
Recommendations for VMEbus mapping, including suggested CHRP- and
PREP-compatible memory maps, can be found in the MVME5100 Single
Board Computer Programmer’s Reference Guide. Figure 6-1 shows the
overall mapping approach from the standpoint of a VMEbus master.

http://www.motorola.com/computer/literature 6-5
 Programming the MVME51xx

Establishing Addressability on the VMEbus

The following paragraphs describe the configuration values used to
establish addressability between an MVME2700 and MVME5100 on the
VMEbus. The configuration is a simplistic one in which 64MB of local
memory on each board is mapped in the A32/D32 space of the VMEbus.
On the VMEbus, the MVME2700 should be configured to occupy the
address space from 0x10000000 to 0x13FFFFFF and the MVME5100 uses
the space from 0x14000000 to 0x17FFFFFF.
In setting up the Universe ASIC, the user must know which memory map
each board uses: PReP for the MVME2700 and CHRP for the
MVME5100. The memory map defines where PCI memory space appears
6
from the processor’s point of view. The Universe provides the bridge
between PCI memory space and VME address space. The PCI slave
registers of the Universe define what addresses presented on the local PCI
bus should be “bridged” to the VMEbus and how it should be presented.
From the VMEbus point of view, they define the VMEbus master image.
Likewise, the VME slave registers of the Universe define what addresses
presented on the VMEbus should be transferred to the board’s local PCI
bus and any translations that should be performed and can be considered
as a PCI master image.

PCI Slave VME Slave

MVME2700 Control C0820000 E0F20000
MVME2700 Base 0100000 10000000
MVME2700 Bound 20000000 13FFFFFF
MVME2700 Translate FF000000 70000000

MVME5100 Control C0820000 E0F20000

MVME5100 Base 81000000 14000000
MVME5100 Bound A0000000 17FFFFFF
MVME5100 Translate 7F000000 EC000000

The values selected for the Control register enable the window and define
the characteristics of the translation. Refer to the Universe ASIC User’s
Manual, listed in Appendix D, Related Documentation, for the various

6-6 Computer Group Literature Center Web Site

 Programming Considerations

options available. The Base and Bound registers define the address range
that should be altered by the Universe. For the MVME2700, the address is
relative to the start of PCI memory space because the Raven performs an
address translation for transactions bound to the PCI local bus from the 60x
bus. The Hawk used on the MVME5100, however, does not zero base
transactions bound to the PCI local bus so the Base and Bound registers
reflect the addresses generated by the processor.
The values selected for the Translate register are those required to translate
the presented address onto the target bus. For the PCI slave images, this is
zero on the VMEbus. Thus, 0x01000000 + 0xFF000000 = 0x100000000
for the MVME2700. As the carry does not propagate, the address visible
on the VMEbus is 0x00000000. For the VME slave translations, the value 6
selected is the translation required to address zero of local memory. For the
MVME2700 using the PReP memory map, local memory is at
0x80000000 on the PCI local bus, thus a VMEbus address of 0x10000000
appearing on the VMEbus is captured and translated (0x70000000) to
appear as 0x80000000 on the PCI local bus. The Raven will capture this
address as a reference to location zero of local memory. For the
MVME5100 using the CHRP memory map, local memory is at zero on the
PCI local bus, thus a VMEbus address of 0x14000000 is translated by
0xEC000000 and the resulting address, 0x00000000 (actually
0x100000000, but again the carried one is dropped), references zero of
local memory.

Programming Considerations
Good programming practice dictates that only one MPU at a time have
control of the MVME51xx control registers. Of particular note are:
❏ Registers that modify the address map
❏ Registers that require two cycles to access
❏ VMEbus interrupt request registers

http://www.motorola.com/computer/literature 6-7
 Programming the MVME51xx

PCI Arbitration
There are seven potential PCI bus masters on the MVME51xx:
❏ Hawk ASIC (MPU/PCI bus bridge controller)
❏ Winbond W83C553 PIB (PCI/ISA bus bridge controller)
❏ DECchip 21143 Ethernet controller
❏ Universe II ASIC (PCI/VME bus bridge controller)
❏ PMC slot 1 (PCI mezzanine card)

6 ❏ PMC slot 2 (PCI mezzanine card)

❏ PCI expansion slot
The Winbond W83C554 PIB device supplies the PCI arbitration support
for these seven types of devices. The PIB supports flexible arbitration
modes of fixed priority, rotating priority, and mixed priority, as
appropriate in a given application. Details on PCI arbitration can be found
in the MVME5100 Single Board Computer Programmer’s Reference
Guide.

6-8 Computer Group Literature Center Web Site

 Programming Considerations

PROCESSOR PCI MEMORY VMEBUS

ONBOARD
MEMORY

PROGRAMMABLE
SPACE

NOTE 2
6

NOTE 1
PCI MEMORY
SPACE

VME A24

VME A16

NOTE 3 VME A24

VME A16

NOTE 1 VME A24

PCI/ISA
MEMORY SPACE
VME A16

PCI
I/O SPACE VME A24

VME A16

MPC
RESOURCES

NOTES: 1. Programmable mapping done by Hawk ASIC.

11553.00 9609
2. Programmable mapping performed via PCI Slave images in Universe ASIC.
3. Programmable mapping performed via Special Slave image (SLSI) in Universe ASIC.

Figure 6-1. VMEbus Master Mapping

http://www.motorola.com/computer/literature 6-9
 Programming the MVME51xx

The arbitration assignments for the MVME51xx are shown in Table 6-4.
Table 6-4. PCI Arbitration Assignments
PCI Bus Request PCI Master(s)
PIB (Internal) PIB
CPU Hawk ASIC
Request 0 PMC slot 2
Request 1 PMC slot 1
Request 2 PCI expansion slot
Request 3 Ethernet
6 Request 4 Universe ASIC (VMEbus)

Interrupt Handling
The Hawk ASIC, which controls the PHB (PCI host bridge) and the
MPU/local bus interface functions on the MVME51xx, performs interrupt
handling as well. Sources of interrupts may be any of the following:
❏ The Hawk ASIC itself (timer interrupts, transfer error interrupts, or
memory error interrupts)
❏ The processor (processor self-interrupts)
❏ The PCI bus (interrupts from PCI devices)
❏ The ISA bus (interrupts from ISA devices)
Figure 6-2 illustrates interrupt architecture on the MVME51xx. For details
on interrupt handling, refer to the MVME5100 Single Board Computer
Programmer’s Reference Guide.

6-10 Computer Group Literature Center Web Site

 Programming Considerations

INT

INT_

PIB Processor
(8529 Pair)

MCP_
6
Hawk MPIC

SERR_& PERR_

PCI Interrupts

ISA Interrupts

11559.00 9609

Figure 6-2. MVME51xx Interrupt Architecture

http://www.motorola.com/computer/literature 6-11
 Programming the MVME51xx

The MVME51xx routes the interrupts from the PMCs and PCI expansion
slots as follows:

PMC Slot 1 PMC Slot 2 PCIX Slot

INTA# INTB# INTC# INTD# INTA# INTB# INTC# INTD# INTA# INTB# INTC# INTD#

6 IRQ9 IRQ10 IRQ11 IRQ12

Hawk MPIC

DMA Channels
The PIB supports seven DMA channels. They are not functional on the
MVME51xx.

Sources of Reset
The MVME51xx has nine potential sources of reset:
1. Power-on reset
2. RST switch (resets the VMEbus when the MVME51xx is system
controller)
3. Watchdog timer reset function controlled by the SGS-Thomson
MK48T559 timekeeper device (resets the VMEbus when the
MVME51xx is system controller)
4. ALT_RST∗ function controlled by the Port 92 register in the PIB
(resets the VMEbus when the MVME51xx is system controller)
5. PCI/ISA I/O reset function controlled by the Clock Divisor register
in the PIB

6-12 Computer Group Literature Center Web Site

 Programming Considerations

6. The VMEbus SYSRESET∗ signal

7. VMEbus reset sources from the Universe ASIC (PCI/VME bus
bridge controller): the system software reset, local software reset,
and VME CSR reset functions.

Note On the MVME5100, Watchdog timer 2 is a source of reset

only if component R206 is installed on the board. Consult
your local Motorola Computer Group sales representative if
this feature needs to be enabled.
Table 6-5 shows which devices are affected by the various types of resets.
For details on using resets, refer to the MVME5100 Single Board 6
Computer Programmer’s Reference Guide.
Table 6-5. Classes of Reset and Effectiveness
Device Affected VMEbus
Hawk PCI ISA
Processor (as system
Reset Source ASIC Devices Devices
controller)
Power-on reset √ √ √ √ √
Reset switch √ √ √ √ √
Watchdog reset √ √ √ √ √
VME SYSRESET∗signal √ √ √ √ √
VME System SW reset √ √ √ √ √
VME Local SW reset √ √ √ √
VME CSR reset √ √ √ √
Hot reset (Port 92) √ √ √ √
PCI/ISA reset √ √

http://www.motorola.com/computer/literature 6-13
 Programming the MVME51xx

Endian Issues
The MVME51xx supports both little-endian (for example, Windows NT)
and big-endian (for example, AIX) software. The processor and the
VMEbus are inherently big-endian, while the PCI bus is inherently
little-endian. The following sections summarize how the MVME51xx
handles software and hardware differences in big- and little-endian
operations. For further details on endian considerations, refer to the
MVME5100 Single Board Computer Programmer’s Reference Guide.

Processor/Memory Domain

6 The MPC750 and MPC755 processors can operate in both big-endian and
little-endian mode. However, it always treats the external
processor/memory bus as big-endian by performing address
rearrangement and reordering when running in little-endian mode. The
MPC registers in the Hawk MPU/PCI bus bridge controller, SMC memory
controller, as well as DRAM, Flash, and system registers, always appear
as big-endian.

Role of the Hawk ASIC

Because the PCI bus is little-endian, the PHB portion of the Hawk
performs byte swapping in both directions (from PCI to memory and from
the processor to PCI) to maintain address invariants while programmed to
operate in big-endian mode with the processor and the memory subsystem.
In little-endian mode, the PHB reverse-rearranges the address for PCI-
bound accesses and rearranges the address for memory-bound accesses
(from PCI). In this case, no byte swapping is done.

PCI Domain
The PCI bus is inherently little-endian. All devices connected directly to
the PCI bus operate in little-endian mode, regardless of the mode of
operation in the processor’s domain.

6-14 Computer Group Literature Center Web Site

 Programming Considerations

PCI and Ethernet

Ethernet is byte-stream-oriented; the byte having the lowest address in
memory is the first one to be transferred regardless of the endian mode.
Since the PHB maintains address inference in both little-endian and
big-endian mode, no endian issues should arise for Ethernet data.
Big-endian software must still take the byte-swapping effect into account
when accessing the registers of the PCI/Ethernet device, however.

Role of the Universe ASIC

Because the PCI bus is little-endian while the VMEbus is big-endian, the
Universe PCI/VME bus bridge ASIC performs byte swapping in both
directions (from PCI to VMEbus and from VMEbus to PCI) to maintain 6
address inference, regardless of the mode of operation in the processor’s
domain.

VMEbus Domain
The VMEbus is inherently big-endian. All devices connected directly to
the VMEbus must operate in big-endian mode, regardless of the mode of
operation in the processor’s domain.
In big-endian mode, byte-swapping is performed first by the Universe
ASIC and then by the PHB. The result is transparent to big-endian
software (a desirable effect).
In little-endian mode, however, software must take the byte-swapping
effect of the Universe ASIC and the address reverse-rearranging effect of
the PHB into account.
For further details on endian considerations, refer to the MVME5100
Single Board Computer Programmer’s Reference Guide.

http://www.motorola.com/computer/literature 6-15
 ASpecifications
A
This appendix lists general specifications and power characteristics for the
MVME5100 single board computer. It also provides information on
cooling requirements.
A complete functional description of the MVME5100 single board
computer appears in Chapter 4, Functional Description. Specifications for
the optional PMC modules can be found in the documentation for those
modules.

General Specifications
The following table lists general specifications for MVME5100 single
board computer.

Table A-1. MVME5100 Specifications

Characteristic Specification
Operating Temperature 0° C to 55° C (commercial) and – 20° C to 71° C (industrial)
inlet air temperature with forced air cooling.
400 LFM (linear feet per minute) of forced air cooling is
recommended for operation in the upper temperature range.
Storage Temperature – 40° C to +85° C
Relative Humidity 5% to 90% non-condensing
Physical Dimensions
Height 233.4 mm (9.2 in.)
Depth 160 mm (6.3 in.)
Front Panel Height 261.8 mm (10.3 in.)
Width 19.8 mm (0.8 in.)
Max. Component 14.8 mm (0.58 in.)
Height

A-1
 Specifications
A

Power Requirements
Power requirements for the MVME5100 single board computer depend on
the configuration of the board. The table below lists the typical and
maximum power consumption of the board using an MVME761 transition
module.

Table A-2. Power Consumption

Model +5V (±5%) +12V (±10%) –12V (±10%)

MVME5100 3.8 A max. 8.0 mA typ. 2.0 mA typ.
3.0 A typ.
MVME5101 4.7 A max. 8.0 mA typ. 2.0 mA typ.
3.5 A typ.
MVME5106 3.8 A max. 8.0 mA typ. 2.0 mA typ.
2.6 A typ.
MVME5107 4.7 A max. 8.0 mA typ. 2.0 mA typ.
3.5 A typ.
MVME5110-21xx 3.8 A max. 8.0 mA typ. 2.0 mA typ.
3.1 A typ.
MVME5110-22xx 4.7 A max. 8.0 mA typ. 2.0 mA typ.
3.5 A typ.

Note The power requirements for the MVME5100 do not include the
power requirements for the PMC or IMPC761 modules. The
PMC specification allows for 7.5 watts per PMC slot. The 15
watts total can be drawn from any combination of the three
voltage sources provided by the MVME5100: +5V, +12V,
and –12V.

A-2 Computer Group Literature Center Web Site

 Cooling Requirements
A

Cooling Requirements
The MVME5100 is specified, designed, and tested to operate reliably with
an incoming air temperature range from 0° C to 55° C (commercial) or
–20° C to 71° C (industrial) with forced air cooling of the entire assembly
(board and expansion modules) at a velocity typically achievable by using
a 100 CFM axial fan. Note that 400 LFM (linear feet per minute) of forced
air cooling is recommended for operation in the upper temperature range.
Temperature qualification is performed in a Motorola development
chassis. Twenty-five–watt load boards are inserted in two card slots, one
on each side, adjacent to the board under test, to simulate a high power
density system configuration. An assembly of three axial fans, rated at
100 CFM per fan, is placed directly under the card cage. The incoming air
temperature is measured between the fan assembly and the card cage,
where the incoming airstream first encounters the module under test. Test
software is executed as the module is subjected to ambient temperature
variations. Case temperatures of critical, high power density integrated
circuits are monitored to ensure component vendors’ specifications are not
exceeded.
While the exact amount of airflow required for cooling depends on the
ambient air temperature and the type, number, and location of boards and
other heat sources, adequate cooling can usually be achieved with
100 CFM or 400 LFM flowing over the module. Less airflow is required
to cool the module in environments having lower maximum ambient
temperature. Under more favorable thermal conditions, it may be possible
to operate the module reliably at higher than 71° C with increased airflow.
It is important to note that there are several factors, in addition to the rated
CFM of the air mover, which determine the actual volume and speed of air
flowing over a module.

http://www.motorola.com/computer/literature A-3
 BTroubleshooting B
Solving Startup Problems
In the event of difficulty with your MVME5100, perform the simple
troubleshooting steps listed in the table below before calling for help or
sending the board back for repair.
Some of the procedures will return the board to the factory debugger
environment. It is important to note that the board was tested under these
conditions before it left the factory. The self-tests may not run in all user-
customized environments.

Table B-1. Troubleshooting Problems

Condition Possible Problem Possible Resolution:

I. Nothing works; A. If the LEDs are not 1. Make sure the system is plugged in.
no display on the lit, the board may 2. Check that the board is securely installed in its
terminal. not be getting backplane or chassis.
power. 3. Check that all necessary cables are connected to the
board.
4. Review the Installation and Startup procedures in this
manual. They include a step-by-step powerup routine.
B. If the LEDs are lit, 1. The MVME5100 should be in the first (leftmost) slot.
the board may be 2. Check if the “system controller” function on the board
in the wrong slot. is enabled per the instructions this manual.
C. The “system Configure the systemconsole terminal per the instructions
console” terminal this manual.
may be configured
incorrectly.

B-1
 Solving Startup Problems

Table B-1. Troubleshooting Problems (Continued)

B
Condition Possible Problem Possible Resolution:
II. There is a display A. The keyboard or Recheck the keyboard connections and power.
on the terminal; mouse may be Verify correct configuration of RS232 interface.
however, keyboard connected
and/or mouse input incorrectly.
has no effect.
B. Board jumpers Check the board jumpers per the instructions in this
may be configured manual.
incorrectly.
C. You may have Press the HOLD or PAUSE key again.
invoked flow If this does not free up the keyboard, type in:
control by pressing <CTRL>-Q
a HOLD or PAUSE
key, or by typing:
<CTRL>-S
III. Debug prompt A. Debugger Flash 1. Disconnect all power from your system.
PPC6-Bug> does may be missing 2. Check that the proper debugger devices are installed.
not appear at 3. Reconnect power.
B. The board may
powerup; the
need to be reset. 4. Restart the systemusing the ABT/RST switch (press and
board does not
hold switch down, approximately 3 - 5 seconds).
autoboot.
5. If the debug prompt appears, go to step IV or step V, as
indicated. If the debug prompt does not appear, go to
step VI.
IV. Debug prompt A. The initial 1. Start the onboard calendar clock and timer. Type:
PPC6-Bug> debugger set mmddyyhhmm<CR> where the characters indicate
appears at environment the month, day, year, hour, and minute. The date and
powerup; the parameters may be time will be displayed.
board does not set incorrectly.
autoboot. CAUTION: Performing the next step (env;d) will
B. There may be some
change some parameters that may affect your system’s
fault in the board
operation.
hardware.

B-2 Computer Group Literature Center Web Site

 Troubleshooting

Table B-1. Troubleshooting Problems (Continued)

B
Condition Possible Problem Possible Resolution:
IV. Debug prompt 2. At the command line prompt, type in:
PPC6-Bug> env;d <CR>
appears at (this sets up the default parameters for the debugger
powerup; the environment).
board does not 3. When prompted to Update Non-Volatile RAM, type in:
autoboot y <CR>
(Continued) 4. When prompted to Reset Local System, type in:
y <CR>
5. After clock speed is displayed, immediately (within five
seconds) press the Return key:
<CR>
-or-
<Break>
to exit to the System Menu. Then enter a 3 for “Go to
System Debugger” and Return: 3 <CR>
Now the prompt should be: PPC6-Diag>
6. You may need to use the cnfg command (see your
board Debugger Manual) to change clock speed and/or
Ethernet Address, and then later return to:
env <CR>
and step 3.
7. Run the selftests by typing in:
st <CR>
The tests take as much as 10 minutes, depending on
RAMsize. They are complete when the prompt returns.
(The onboard selftest is a valuable tool in isolating
defects.)
8. The system may indicate that it has passed all the
selftests. Or, it may indicate a test that failed. If neither
happens, enter: de <CR>
Any errors should now be displayed. If there are any
errors, go to step VI. If there are no errors, go to step V.

http://www.motorola.com/computer/literature B-3
 Solving Startup Problems

Table B-1. Troubleshooting Problems (Continued)

B
Condition Possible Problem Possible Resolution:
V. The debugger is in A. No apparent No further troubleshooting steps are required.
system mode; the problems —
board autoboots, troubleshooting is
or the board has done.
passed self tests.
VI. The board has A. There may be 1. Document the problem and return the board for service.
failed one or more some fault in the 2. Phone 1-800-222-5640.
of the tests listed board hardware or
above; cannot be the on-board
corrected using debugging and
the steps given. diagnostic
firmware.
TROUBLESHOOTING PROCEDURE COMPLETE

B-4 Computer Group Literature Center Web Site

 CRAM500 Memory Expansion
Module C
Overview
The RAM500 memory expansion module can be used on the MVME5100
as an option for additional memory capability. Each expansion module is
a single bank of SDRAM with up to 256MB of available ECC memory.
Currently, two expansion modules can be used in tandum to produce an
additional expanded memory capability of 512MB. There are two
configurations of the board to accommodate tandum usage. The bottom
expansion module has both a bottom and top connector: one to plug into
the base board, and one to mate with the second RAM500 module. The top
expansion module is designed with just a bottom connector to plug into the
lower RAM500 module. The RAM500 incorporates a serial ROM for
system memory serial presence detect (SPD) data.
A maximum of two expansion modules are allowed: one bottom and one
top. If only one module is used, the RAM500 module with the top
configuration is recommended.

Features
The following table lists the features of the RAM500 memory expansion
module:

Table C-1. RAM500 Feature Summary

Form Factor Dual sided mezzanine, with screw/post attachment to host board
SROM Single 256x8 I2C SROM for serial presence detect data
SDRAM Double-bit-error detect, single-bit-error correct across 72 bits
64MB or 256MB mezzanine memory @ 100 MHz as a goal
Memory Expansion Any RAM500 memory size can be attached to the host board followed
Flexibility by any secondary RAM500 memory size for maximum memory
expansion flexibility.

C-1
 Functional Description

Functional Description
The following sections describe the physical and electrical structure of the
C RAM500 memory expansion module.

RAM500 Description
The RAM500 is a memory expansion module that is used on the
MVME5100 single board computer, and will be used on other Motorola
products in the future. The RAM500 is based on a single memory
mezzanine board design with the flexibility of being populated with
different sized SDRAM components and SPD options to provide a variety
of memory configurations. The design of the RAM500 allows any memory
size module to connect to and operate with any other available memory
size module.
The optional RAM500 memory expansion module is currently available in
two sizes: 64MB and 256MB, with a total added capacity of 512MB. The
SDRAM memory is controlled by the Hawk ASIC, which provides single-
bit error correction and double-bit error detection. ECC is calculated over
72-bits. Refer to the MVME5100 Single Board Computer Programmer’s
Reference Guide (V5100A/PG) for more information.
The RAM500 consists of a single bank/block of memory. The memory
block size is dependent upon the SDRAM devices installed. Refer to Table
C-2 for memory options.
The RAM500 memory expansion module is connected to the host board
with a 140-pin AMP 0.6 mm free height plug connector. If the expansion
module is designed to accommodate another RAM500 module, the bottom
expansion module will have two 140-pin AMP connectors installed: one
on the bottom side of the module, and one on the top side of the module.
The RAM500 memory expansion module draws +3.3V through this
connector.

C-2 Computer Group Literature Center Web Site

 RAM500 Memory Expansion Module

When populated, the optional RAM500 memory expansion memory

blocks should appear as Block C and Block E to the Hawk ASIC. Block C
and E are used because each of the module’s SPD is defined to correspond
to two banks of memory each: C and D for the first SPD and E and F for C
the second SPD.
The RAM500 SPD uses the SPD JEDEC standard definition and is
accessed at address $AA or $AC. Refer to the following section on SROM
for more details.

Table C-2. RAM500 SDRAM Memory Size Options

RAM500 Memory Device Size Device Organization Number of Devices
Size
32MB 64Mbit 4Mx16 5*
64MB 128Mbit 8Mx16 5*
128MB 256Mbit 16Mx16 5*
64MB 64Mbit 8Mx8 9
128MB 128Mbit 16Mx8 9
256MB 256Mbit 32Mx8 9

http://www.motorola.com/computer/literature C-3
 Functional Description

A,
BA, DQMB0 DQ, SCL A0_SPD CLK1,2
WE_L, CS_C_L CKD SDA
RAS_L,
C CAS_L,

Top-side MVME5100-MEZ Connector

CLK3,4
DQMB1
CS_E_L

CLK1,2

1 Bank of 9 (x8)
SDRAMS

SROM
SPD
Buffer
LVTH162244

A, DQMB0 DQMB1 DQ, SCL A1_SPD CLK1,2,3,4

BA, CS_C_L CS_E_L CKD SDA
WE_L,
RAS_L,
CAS_L,

Bottom-side MVME5100-MEZ Connector

Note: DQMB1, CS_E_L, A1_SPD,CLK3,4 from Bottom

Connector is routed to Top connector
at the DQMB0, CS_C_L and A0_SPD,CLK1,2 pins.

Figure C-1. RAM500 Block Diagram

C-4 Computer Group Literature Center Web Site

 RAM500 Memory Expansion Module

SROM
The RAM500 memory expansion module contains a single 3.3V, 256 x 8,
Serial EEPROM device (AT24C02). The serial EEPROM provides serial
presence detect (SPD) storage of the module memory subsystem
C
configuration. The RAM500 SPD is software addressable by a unique
address as follows: The first RAM500 attached to the host board has its
SPD addressable at $AA. The second RAM500 attached to the host board
has its SPD addressable at $AC. This dynamic address relocation of the
RAM500 SPD shall be done using the bottom-side connector signal
A1_SPD and A0_SPD.

Host Clock Logic

The host board provides four SDRAM clocks to the memory expansion
connector. The frequency of the RAM500 CLKS is the same as the host
board.

RAM500 Module Installation

One or more RAM500 memory expansion modules can be mounted on top
of the MVME5100 for additional memory capacity. To upgrade or install
a RAM500 module, refer to Figure C-2 and proceed as follows:
1. Attach an ESD strap to your wrist. Attach the other end of the ESD
strap to the chassis as a ground. The ESD strap must be secured to
your wrist and to ground throughout the procedure.
2. Perform an operating system shutdown. Turn the AC or DC power
off and remove the AC cord or DC power lines from the system.
Remove the chassis or system cover(s) as necessary for access to the
CompactPCI boards.
3. Carefully remove the MVME5100 from its VME card slot and lay
it flat, with connectors P1 and P2 facing you.
4. Inspect the RAM500 module that is being installed on the
MVME5100 host board (bottom configuration if two are being
installed, top configuration if only one is being installed) to ensure

http://www.motorola.com/computer/literature C-5
 RAM500 Module Installation

that standoffs are installed in the three mounting holes on the

module.
5. With standoffs installed in the three mounting holes on the
C RAM500 module, align the standoffs and the P1 connector on the
module with the three holes and the J16 connector on the
MVME5100 host board and press the two connectors together until
they are firmly seated in place.

Figure C-2. RAM500 Module Placement on MVME5100

6. (Optional step) If a second RAM500 module is being used, align the

top connector on the bottom RAM500 module with the bottom
connector on the top RAM500 module and press the two connectors
together until the connectors are seated in place.
7. Insert the three short Phillips screws through the holes at the corners
of the RAM500 and screw them into the standoffs.

C-6 Computer Group Literature Center Web Site

 RAM500 Memory Expansion Module

8. Turn the entire assembly over, and fasten the three nuts provided to
the standoff posts on the bottom of the MVME5100 host board.
9. Reinstall the MVME5100 assembly in its proper card slot. Be sure
the host board is well seated in the backplane connectors. Do not C
damage or bend connector pins.
10. Replace the chassis or system cover(s), reconnect the system to the
AC or DC power source, and turn the equipment power on.

RAM500 Connectors
RAM500 memory expansion modules are populated with one or two
connectors. If the module is to be used in tandum with a second RAM500
module, the “bottom” module will have two connectors: one to mate with
the MVME5100 host board (P1), and one to mate with the “top” RAM500
module (J1). The “top” RAM500 module has only one connector, since it
needs to mate only with the RAM500 module directly underneath it and
because an added connector on a tandum RAM500 configuration would
exceed the height limitations in some backplanes. If only one RAM500
module is being used, a top module, single connector configuration is used.
A 4H plug and receptacle are used on both boards to provide a 4 mm
stacking height between dual RAM500 cards and the host board.
The following subsections specify the pin assignments for the connectors
on the RAM500.

Bottom Side Memory Expansion Connector (P1)

The bottom side connector on the RAM500 is a 140-pin AMP 0.6 mm free
height mating plug. This plug includes common ground contacts that mate
with standard AMP receptacle assemblies or AMP GIGA assemblies with
ground plates. A single memory expansion module will have one bank of
SDRAM for a maximum of 256MB of memory. Attaching a second
memory module to the first module will provide two banks of SDRAM
with a maximum of 512MB.

http://www.motorola.com/computer/literature C-7
 RAM500 Connectors

Table C-3. RAM500 Bottom Side Connector (P1) Pin Assignments

1 GND* GND* 2
3 DQ00 DQ01 4
C 5 DQ02 DQ03 6
7 DQ04 DQ05 8
9 DQ06 DQ07 10
11 +3.3V +3.3V 12
13 DQ08 DQ09 14
15 DQ10 DQ11 16
17 DQ12 DQ13 18
19 DQ14 DQ15 20
21 GND* GND* 22
23 DQ16 DQ17 24
25 DQ18 DQ19 26
27 DQ20 DQ21 28
29 DQ22 DQ23 30
31 +3.3V +3.3V 32
33 DQ24 DQ25 34
35 DQ26 DQ27 36
37 DQ28 DQ29 38
39 DQ30 DQ31 40
41 GND* GND* 42
43 DQ32 DQ33 44
45 DQ34 DQ35 46
47 DQ36 DQ37 48
49 DQ38 DQ39 50
51 +3.3V +3.3V 52
53 DQ40 DQ41 54
55 DQ42 DQ43 56
57 DQ44 DQ45 58
59 DQ46 DQ47 60
61 GND* GND* 62
63 DQ48 DQ49 64
65 DQ50 DQ51 66
67 DQ52 DQ53 68

C-8 Computer Group Literature Center Web Site

 RAM500 Memory Expansion Module

Table C-3. RAM500 Bottom Side Connector (P1) Pin Assignments

69 +3.3V +3.3V 70
71 DQ54 DQ55 72
73 DQ56 DQ57 74
C
75 DQ58 DQ59 76
77 DQ60 DQ61 78
79 GND* GND* 80
81 DQ62 DQ63 82
83 CKD00 CKD01 84
85 CKD02 CKD03 86
87 CKD04 CKD05 88
89 +3.3V +3.3V 90
91 CKD06 CKD07 92
93 BA1 BA0 94
95 A12 A11 96
97 A10 A09 98
99 GND* GND* 100
101 A08 A07 102
103 A06 A05 104
105 A04 A03 106
107 A02 A01 108
109 +3.3V +3.3V 110
111 A00 CS_C0_L 112
113 CS_E0_L GND* 114
115 CS_C1_L CS_E1_L 116
117 WE_L RAS_L 118
119 GND* GND* 120
121 CAS_L +3.3V 122
123 +3.3V DQMB0 124
125 DQMB1 SCL 126
127 SDA A1_SPD 128
129 A0_SPD MEZZ1_L 130
131 MEZZ2_L GND 132

http://www.motorola.com/computer/literature C-9
 RAM500 Connectors

Table C-3. RAM500 Bottom Side Connector (P1) Pin Assignments

133 GND SDRAMCLK1 134
135 SDRAMCLK3 +3.3V 136
C 137 SDRAMCLK4 SDRAMCLK2 138
139 GND* GND* 140

*Common GND pins mate to a GIGA assembly with a ground plate. The
GIGA assembly is an enhanced electrical performance receptacle and plug
from AMP that includes receptacles loaded with contacts for grounding
circuits at 9 or 10 signal circuits. These ground contacts mate with
grounding plates on both sides of the plug assemblies.

Top Side Memory Expansion Connector (J1)

The top side memory expansion connector is a 140-pin AMP 0.6 mm free
height receptacle. This receptacle includes common ground contacts that
mate with standard AMP plug assemblies or AMP GIGA assemblies with
ground plates. A single memory module will have one bank of SDRAM
for a maximum of 256MB of memory. The pin assignments for this
connector are as follows:

Table C-4. RAM500 Top Side Connector (J1) Pin Assignments

1 GND* GND* 2
3 DQ00 DQ01 4
5 DQ02 DQ03 6
7 DQ04 DQ05 8
9 DQ06 DQ07 10
11 +3.3V +3.3V 12
13 DQ08 DQ09 14
15 DQ10 DQ11 16
17 DQ12 DQ13 18
19 DQ14 DQ15 20
21 GND* GND* 22
23 DQ16 DQ17 24
25 DQ18 DQ19 26

C-10 Computer Group Literature Center Web Site

 RAM500 Memory Expansion Module

Table C-4. RAM500 Top Side Connector (J1) Pin Assignments

27 DQ20 DQ21 28
29 DQ22 DQ23 30
31 +3.3V +3.3V 32
C
33 DQ24 DQ25 34
35 DQ26 DQ27 36
37 DQ28 DQ29 38
39 DQ30 DQ31 40
41 GND* GND* 42
43 DQ32 DQ33 44
45 DQ34 DQ35 46
47 DQ36 DQ37 48
49 DQ38 DQ39 50
51 +3.3V +3.3V 52
53 DQ40 DQ41 54
55 DQ42 DQ43 56
57 DQ44 DQ45 58
59 DQ46 DQ47 60
61 GND* GND* 62
63 DQ48 DQ49 64
65 DQ50 DQ51 66
67 DQ52 DQ53 68
69 +3.3V +3.3V 70
71 DQ54 DQ55 72
73 DQ56 DQ57 74
75 DQ58 DQ59 76
77 DQ60 DQ61 78
79 GND* GND* 80
81 DQ62 DQ63 82
83 CKD00 CKD01 84
85 CKD02 CKD03 86
87 CKD04 CKD05 88
89 +3.3V +3.3V 90
91 CKD06 CKD07 92
93 BA1 BA0 94

http://www.motorola.com/computer/literature C-11
 RAM500 Programming Issues

Table C-4. RAM500 Top Side Connector (J1) Pin Assignments

95 A12 A11 96
97 A10 A09 98
C 99 GND* GND* 100
101 A08 A07 102
103 A06 A05 104
105 A04 A03 106
107 A02 A01 108
109 +3.3V +3.3V 110
111 A00 CS_E0_L 112
113 GND* 114
115 CS_E1_L 116
117 WE_L RAS_L 118
119 GND* GND* 120
121 CAS_L +3.3V 122
123 +3.3V DQMB1 124
125 SCL 126
127 SDA 128
129 A1_SPD MEZZ2_L 130
131 GND 132
133 GND SDRAMCLK3 134
135 +3.3V 136
137 SDRAMCLK4 138
139 GND* GND* 140

*Common GND pins mate to GIGA assemblies with ground plates.

RAM500 Programming Issues

The RAM500 contains no user programmable registers, other than the
serial presence detect (SPD) data.

C-12 Computer Group Literature Center Web Site

 RAM500 Memory Expansion Module

Serial Presence Detect (SPD) Data

This register is partially described for the RAM500 within the MVME5100
Single Board Computer Programmer’s Reference Guide. The register is
accessed through the I2C interface of the Hawk ASIC on the host board
C
(MVME5100). The RAM500 SPD is software addressable by a unique
address as follows: The first RAM500 attached to the host board has an
SPD address of $AA. The second RAM500 attached to the top of the first
RAM500 has an SPD address of $AC.

http://www.motorola.com/computer/literature C-13
 DRelated Documentation
D
Motorola Computer Group Documents
The Motorola publications listed below are referenced in this manual. You
can obtain paper or electronic copies of Motorola Computer Group
publications by:
❏ Contacting your local Motorola sales office
❏ Visiting Motorola Computer Group’s World Wide Web literature
site, http://www.motorola.com/computer/literature

Table D-1. Motorola Computer Group Documents

Motorola
Document Title
Publication Number

MVME5100 Single Board Computer Programmer’s V5100A/PG

Reference Guide
MVME761 Transition Module Installation and Use VME761A/IH
MVME712M Transition Module Installation and Use MVE712MA/IH
MVME762 6-Channel Serial Transition Module Installation VME762A/UM
and Use
MVME762 6-Channel Serial Transition Module Installation VME762A/UM1A1
and Use Supplement
IPMC712/761 I/O Module Installation and Use VIPMCA/IH
PMCspan PMC Adapter Carrier Module Installation PMCSPANA/IH
and Use
PPCBug Firmware Package User’s Manual, Part 1 of 2 PPCBUGA1/UM
PPCBug Firmware Package User’s Manual, Part 2 of 2 PPCBUGA2/UM
PPCBug Diagnostics Manual PPCDIAA/UM

To obtain the most up-to-date product information in PDF or HTML

format, visit http://www.motorola.com/computer/literature.

D-1
 Manufacturers’ Documents

Manufacturers’ Documents
For additional information, refer to the following table for manufacturers’
data sheets or user’s manuals. As an additional help, a source for the listed
document is provided. Please note that while these sources have been
verified, the information is subject to change without notice.
D
Table D-2. Manufacturers’ Documents

Publication
Document Title
Number
MPC750 RISC Microprocessor User’s Manual MPC750UM (includes
MPC7410 RISC Microprocessor User’s Manual MPC755)
MPC7400 RISC Microprocessor User’s Manual
MPC7410UM
MPC755 RISC Microprocessor User’s Manual
Literature Distribution Center for Motorola MPC7400UM
Telephone: 1-800- 441-2447
FAX: (602) 994-6430 or (303) 675-2150
http://e-www.motorola.com/webapp/sps/library/prod_lib.jsp
E-mail: ldcformotorola@hibbertco.com
Universe II User Manual 8091142_MD300_01.pdf
Tundra Semiconductor Corporation
http://www.tundra.com/page.cfm?tree_id=100008#Universe
II (CA91C142)
Dallas Semiconductor DS1621
DS1621 Digital Thermometer and Thermostat
Dallas Semiconductor
http://www.dalsemi.com
LEVEL ONE LXT970 Fast Ethernet Transceiver Data Sheet LXT970
LEVEL ONE
9750 Goethe Road
Sacramento, CA 95827
Texas Instruments TL16C550C UART Data Sheet TL16550
Texas Instruments
P.O. Box 655303
Dallas, TX 75265

D-2 Computer Group Literature Center Web Site

 Related Documentation

Table D-2. Manufacturers’ Documents (Continued)

Publication
Document Title
Number
M48T37V CMOS 32Kx8 Timekeeper SRAM Data Sheet M48T37V
SGS Thomson Microelectronics
2-Wire Serial CMOS EEPROM Data Sheet AT24C04
D
Atmel Corporation
San Jose, CA
Intel GD82559ER Fast Ethernet PCI Controller Datasheet 714682-001
Intel Corporation Rev. 1.0
March 1999

http://www.motorola.com/computer/literature D-3
 Related Specifications

Related Specifications
For additional information, refer to the following table for related
specifications. As an additional help, a source for the listed document is
provided. Please note that, while these sources have been verified, the
information is subject to change without notice.
D
Table D-3. Related Specifications
Publication
Document Title and Source
Number
Peripheral Component Interconnect (PCI) Local Bus PCI Local Bus
Specification, Specification
Revision 2.0, 2.1, 2.2
PCI Special Interest Group;
http://www.pcisig.com/
IEEE - Common Mezzanine Card Specification (CMC) P1386 Draft 2.0
Institute of Electrical and Electronics Engineers, Inc.
http://standards.ieee.org/catalog/
IEEE - PCI Mezzanine Card Specification (PMC) P1386.1 Draft 2.0
Institute of Electrical and Electronics Engineers, Inc.
http://standards.ieee.org/catalog/

D-4 Computer Group Literature Center Web Site

 Index

A C
Abort (interrupt) signal 2-1 CNFG 3-6, 3-7
ABT switch (S1) 2-1 COM1 Interface 5-1
air temperature A-3 COM2 Interface 5-1
assembly language 3-3 commands
Asynchronous Communications 4-8 PPCBug 3-3
Auto Boot Abort Delay 3-13 commands, debugger 3-22
Auto Boot Controller 3-12 configurable items, MVME510x base board
Auto Boot Default String 3-13 1-3
Auto Boot Device 3-12 configurations
Auto Boot Partition Number 3-12 MVME51xx xv
Autoboot enable 3-11, 3-12 configure
PPC1Bug parameters 3-8
B VMEbus interface 3-17
backplane configuring the hardware 1-3
connectors, P1 and P2 1-7 connector
jumpers 1-17 on RAM500 C-2
baud rate 2-4 cooling requirements A-3
BFL CPU
LED 2-3 LED 2-3
BG and IACK signals 1-17
bit size D
data/address (MVME5100) 1-7 DEBUG port 1-17
bits per character 2-4 debugger
board information block 3-6, 3-7 directory 3-26
board placement 1-17 prompt 3-2
board structure 3-6, 3-7 debugger commands 3-22
Boot ROM 4-8 DECchip 21143 LAN controller 6-8
bug diagnostics
basics 3-1 directory 3-26
Bus Clock Frequency 4-1 hardware 3-26
buses, standard 6-1 prompt 3-2
test groups 3-27

IN-1
 Index

dimensions, MVME5100 A-1 RAM500 C-1

directories, debugger and diagnostic 3-26
DMA channels 6-12 F
DRAM speed 3-15 Features Description 4-3
firmware initialization 3-3
E firmware, PPCBug 3-1
ECC SDRAM Memory 4-6 Flash Memory 4-2
EEPROM 4-2 Flash Memory Selection 5-1
endian issues Flash SMT devices 4-5
function of Hawk ASIC 6-14 forced air cooling A-3
function of Universe ASIC 6-15 Form Factor 4-2
PCI domain 6-14 front panel
processor/memory domain 6-14 controls 2-1
VMEbus domain 6-15 front panels, using 2-1
ENV
Auto Boot Abort Delay 3-13 G
Auto Boot Controller 3-12 global bus timeout 1-7
Auto Boot Default String 3-13
Auto Boot Device 3-12 H
Auto Boot Partition Number 3-12 hardware
L2 Cache Parity Enable 3-16 configuration 1-3
Memory Size 3-15 diagnostics 3-26
Negate VMEbus SYSFAIL* Always initialization 3-3
3-10 Hawk
Network Auto Boot Controller 3-14 as MPU/PCI bus bridge controller ASIC
NVRAM Bootlist 3-11 6-8, 6-10, 6-14, 6-15
Primary SCSI Bus Negotiations 3-10 Hawk System Memory Controller 4-2
Primary SCSI Data Bus Width 3-11 HE (Help) command 3-26
ROM Boot Enable 3-13 help command 3-26
SCSI bus reset on debugger startup 3-10 humidity A-1
Secondary SCSI identifier 3-11
I
ENV command
IACK and BG signals 1-17
parameters 3-7
IDSEL routing 4-9
equipment, required 1-2
initialization process
Ethernet controller 6-8
as performed by firmware 3-4
I Ethernet Interface 4-7, 5-1
Input/Output Interface 4-7
N Ethernet Interfaces 4-2
installation
D Ethernet PCI controller chips 4-7
RAM500 C-5
Ethernet Port 2 Configuration 5-1
E Ethernet Port Selection 5-1
installation considerations 1-5
X Ethernet ports 4-1
installing
multiple MVME510x boards 1-7
expansion memory

IN-2 Computer Group Literature Center Web Site

 MVME510x 1-16 memory map
MVME510x hardware 1-8 CHRP 6-3
MVME510x into chassis 1-16 PCI local bus 6-2, 6-5
PCI mezzanine cards 1-10 processor (default) 6-2
PMCs 1-10 memory maps
PMCspan 1-12, 1-14 MVME510x 6-1
primary PMCspan 1-12 VMEbus 6-5
secondary PMCspan 1-14 memory size 3-15
interrupt Memory Size Enable 3-15
from ABORT switch 2-1, 2-2 Miscellaneous 4-2
interrupt architecture, MVME510x 6-11 MPU initialization 3-3
Interrupt Controller 4-2 MVME510x
interrupt routing 4-8 installing 1-16
interrupt signals 2-1 programming 6-1
interrupt support 6-10
IPMC761 N
pin assignments (J3) 5-3 Negate VMEbus SYSFAIL* Always 3-10
IPMC761 Interface 5-1 NETboot enable 3-14
ISA bus 2-1, 6-8, 6-10 Network Auto Boot Controller 3-14
Network Auto Boot enable 3-14
J NIOT debugger command
jumper headers 1-3 using 3-15
jumper settings Non-Volatile RAM (NVRAM) 3-7
MVME5100 5-2 non-volatile static RAM 4-8
jumpers and connectors 5-1 NVRAM 4-2
jumpers, backplane 1-17 NVRAM Bootlist 3-11

L O
L2 Cache 4-2 operation
L2 Cache Parity Enable 3-16 parameter (Auto Boot Abort Delay) 3-13
LED/serial startup diagnostic codes 3-16 parameter (Auto Boot Controller) 3-12
LEDs (light-emitting diodes), MVME510x parameter (Auto Boot Default String)
2-1 3-13
lowercase 3-27 parameter (Auto Boot Device) 3-12
parameter (Auto Boot Partition Number)
M 3-12 I
Main Memory 4-2 parameter (L2 Cache Parity Enable)
Memory 4-5
N
3-16
memory parameter (Memory Size) 3-15
D
RAM500 C-1 parameter (Negate VMEbus SYSFAIL* E
Memory Controller 4-2 Always) 3-10 X
Memory Expansion 5-1

http://www.motorola.com/computer/literature IN-3
 Index

parameter (Network Auto Boot Control- PMC Interface (Slot 2) 5-1

ler) 3-14 PMC mode 4-7
parameter (NVRAM Bootlist) 3-11 PMC Module Placement on MVME510x
parameter (Primary SCSI Bus Negotia- 1-11
tions) 3-10 PMC power requirements A-2
parameter (Primary SCSI Data Bus PMC slots 2-5
Width) 3-11 PMCs
parameter (ROM Boot Enable) 3-13 installing 1-10
parameter (SCSI bus reset on debugger PMCspan-002 Installation on an
startup) 3-10 MVME510x 1-13
parameter (Secondary SCSI identifier) power
3-11 requirements A-2
Operation Mode Jumpers 5-1 power needs 1-7
power requirements
P exclusions A-2
P1 and P2 1-7 PowerPlus II architecture 4-1
P2 Input/Output (I/O) Mod 4-7 PPC6-Bug> 3-2, 3-26
Pal Programming Header 5-1 PPC6-Diag> 3-2, 3-26
parallel port 6-12 PPCBug
parity 2-4 basics 3-1
PC100 ECC 4-2 commands 3-3
PC16550 2-4 overview 3-1
PCI bus 6-5, 6-10 prompt 3-2
PCI Expansion Connector 4-2 PPCBug commands
PCI Expansion Interface 5-1 uses of 3-1
PCI expansion slot primary PMCspan
arbiter 6-8 installing 1-12
PCI Host Bridge 4-2 Primary SCSI Bus Negotiations 3-10
PCI throughput 4-1 Primary SCSI Data Bus Width 3-11
PCI/PMC/Expansion 4-2 Processor 4-5
Peripheral Support 4-2 product specifications 4-1
PIB controller 6-8 programming the MVME510x 6-1
pin assignments prompt, debugger 3-26
IPMC761 (J3) 5-3 prompts
pinouts PPCBug 3-2
I J1/P1, RAM500 C-7
N PMC R
D slot 1 arbiter 6-8 RAM500
slot 2 arbiter 6-8 bottom side connector C-7
E PMC Carrier Board Placement on connectors C-2, C-7
X MVME510x 1-15 described C-2
PMC Interface (Slot 1) 5-1 expansion module C-1

IN-4 Computer Group Literature Center Web Site

 features C-1 abort 2-1
install instructions C-5 reset 2-2
memory blocks C-3 switches, MVME510x front panel 2-1
SPD addresses C-5 SYSFAIL* 3-10
top side connector C-10 system console, connecting 1-17
Raven MPU/PCI bus bridge controller ASIC system controller 1-17
6-2 function 2-2
Real-Time Clock & NVRAM & Watchdog System Controller (VME) 5-1
Timer 4-8 System Memory Controller and PCI Host
required equipment 1-2 Bridge 4-5
reset 6-12 system reset signal 2-2
RESET and ABORT Switc 4-2
resetting the system 2-2, 6-12 T
restart mode 3-27 temperature A-3
Riscwatch Header 5-1 operating A-1
rogrammable DMA Controller 4-2 storage A-1
ROM Boot Enable 3-13 terminal setup 1-17
ROMboot enable 3-13, 3-16 testing the hardware 3-26
timeout, global 1-7
S timers 4-8
SCSI bus 3-10 troubleshooting procedures B-1
SCSI bus reset on debugger startup 3-10 troubleshooting the MVME510x 3-26
SD command 3-26 Tundra Universe Controller 4-2
SDRAM clocks for RAM500 C-5 Typical Single-width PMC Module Place-
secondary PMCspan ment on MVME510x 1-11
installing 1-14
Secondary SCSI identifier 3-11 U
set environment to bug/operating system Universe VMEbus interface ASIC 2-2, 6-5,
(ENV) 3-7 6-8, 6-13, 6-15
setup terminal 1-17 uppercase 3-27
SGS-Thomson MK48T559 timekeeper de- using the front panels 2-1
vice 6-12
Soldered Flash Protection 5-1 V
sources of reset 6-12 VMEbus 4-2
SPD addresses addressability with MVME5100 6-6
for RAM500 C-5 memory maps 6-5 I
VMEbus interface 3-17, 4-8, 5-1
specifications N
MBX board A-1 D
W
MVME510x A-1
SRO 4-8
Winbond PCI/ISA bus bridge controller 6-8 E
stop bit per character 2-4
Winbond W83C553 X
as PCI arbiter support 6-8
switches

http://www.motorola.com/computer/literature IN-5
Artisan Technology Group is an independent supplier of quality pre-owned equipment

Gold-standard solutions We buy equipment Learn more!

Extend the life of your critical industrial, Planning to upgrade your current Visit us at artisantg.com for more info
commercial, and military systems with our equipment? Have surplus equipment taking on price quotes, drivers, technical
superior service and support. up shelf space? We'll give it a new home. specifications, manuals, and documentation.

Artisan Scientific Corporation dba Artisan Technology Group is not an affiliate, representative, or authorized distributor for any manufacturer listed herein.

We're here to make your life easier. How can we help you today?
(217) 352-9330 I sales@artisantg.com I artisantg .com