0% found this document useful (0 votes)
5 views7 pages

Mahanagar MR Sumit Kapoor Computer Hardware Hots

The document contains multiple choice questions and assertion-reason questions related to computer hardware, specifically focusing on logic gates, adders, encoders, decoders, and multiplexers. It also includes case study questions that require identifying logic circuits and writing Boolean expressions. The questions test knowledge on the functions and characteristics of various digital components and their applications in hardware design.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
5 views7 pages

Mahanagar MR Sumit Kapoor Computer Hardware Hots

The document contains multiple choice questions and assertion-reason questions related to computer hardware, specifically focusing on logic gates, adders, encoders, decoders, and multiplexers. It also includes case study questions that require identifying logic circuits and writing Boolean expressions. The questions test knowledge on the functions and characteristics of various digital components and their applications in hardware design.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 7

Topic : Computer Hardware

Multiple Choice Questions

Q1). A logic gate that produces the complement of sum of the input signals is

(a) AND gate

(b) OR gate

(c) NOR gate

(d) XOR gate

Q2). A NAND gate comprises:

(a) OR and NOT gates

(c) OR and AND gates

(b) AND and NOT gates

(d) NOR and NOT gates

Q3). NOT gate is referred to as a:

(a) Binary gate

(b) Ternary gate

(c) Unary gate

(d) Universal gate

Q4). An adder used to add three binary digits is known as:

(a) Full Adder

(b) Half Adder

Q5). Which of the following gates is realised when a NAND gate is connected to the output
of another NAND gate?

(a) OR gate
(b) NOR gate
(c) AND gate
(d) NAND gate

Q6). If a signal X is passed through 50 NOT gates connected in series, then it will produce
the output as:
(a) X

(b) X'

Q7). Which of the following is the Boolean expression for sum of a half adder?

(a) (A + B)'

(b) A. (A + B)

(c) AB + A'B'

(d) A'B+ AB’

Q8). Which of the following gates is used to produce the output (A'B + AB')?

(c) XOR gate

(d) NAND gate

(a) XNOR gate

(b) NOR gate

Q9) What is the sum output of a half adder when the inputs are A=1 and B=1?
a) 0
b) 1
c) 2
d) None of these

Q10) Which of the following is true for a full adder?


a) It has two inputs and one output.
b) It has three inputs and two outputs.
c) It has three inputs and one output.
d) It has two inputs and two outputs.

Q11) The primary function of an encoder is to:

a) Convert binary to decimal

b) Convert analog to digital

c) Convert multiple inputs into a coded output


d) Decode a signal into multiple outputs

Q12) A 3-to-8 decoder can be replaced by:

a) 8-to-3 encoder

b) 2-to-4 encoder

c) 8-to-1 multiplexer

d) 4-to-2 encoder

Q13) What is the minimum number of input lines required for a 4-to-16 decoder?

a) 4

b) 5

c) 16

d) 8

Q14) Which of the following applications requires a decoder?

a) Keyboard interface

b) Binary addition

c) Data multiplexing

d) Encoding

Q15) A 4-to-1 multiplexer has:

a) 4 inputs, 2 selection lines, and 1 output

b) 2 inputs, 4 selection lines, and 1 output

c) 4 inputs, 1 selection line, and 2 outputs

d) 4 inputs, 2 selection lines, and 4 outputs

Assertion and Reason based questions:

Q1) Assertion (A): A full adder can be constructed using two half adders and an AND gate.
Reason (R): A full adder adds three input bits and produces a sum and a carry output.

(a) Both Assertion (A) and Reason (R) are true and Reason (R) is the correct explanation of
Assertion (A).
(b) Both Assertion (A) and Reason (R) are true and Reason (R) is not the correct
explanation of Assertion(A).

(c) Assertion (A) is true but Reason (R) is false.

(d) Assertion (A) is false but Reason (R) is true.

Q2). Assertion (A): AND, OR and NOT are fundamental logic gates.

Reason (R): The other logic gates are derived from the fundamental logic gates.

(a) Both Assertion (A) and Reason (R) are true and Reason (R) is the correct explanation of
Assertion (A).

(b) Both Assertion (A) and Reason (R) are true and Reason (R) is not the correct
explanation of Assertion(A).

(c) Assertion (A) is true but Reason (R) is false.

(d) Assertion (A) is false but Reason (R) is true.

Q3)Assertion (A): A half adder can be used to perform addition of one bit binary numbers only.
Reason (R): A half adder does not have a carry-in input.

● a) Both A and R are true, and R is the correct explanation of A.


● b) Both A and R are true, but R is not the correct explanation of A.
● c) A is true, but R is false.
● d) A is false, but R is true.
Q4) Assertion (A): A 3-to-8 decoder can be used to implement any three-variable Boolean
function.
Reason (R): A decoder produces all possible minterms for the input variables.

● a) Both A and R are true, and R is the correct explanation of A.


● b) Both A and R are true, but R is not the correct explanation of A.
● c) A is true, but R is false.
● d) A is false, but R is true.

Q5)Assertion (A): A multiplexer can be used to implement any Boolean function.


Reason (R): A multiplexer allows selection of one output line from multiple inputs based on
selection lines.
● a) Both A and R are true, and R is the correct explanation of A.
● b) Both A and R are true, but R is not the correct explanation of A.
● c) A is true, but R is false.
● d) A is false, but R is true.

. Case study based questions:


Q1. Logic gates are also used to create hardware circuits to perform different operations.
The descriptions of some of the hardware circuits are as given below:

(a) It is a logic circuit used to find the arithmetic sum of two binary digits.

(b) It is a logic circuit used to convert a number from any base into binary.
(c) It is a logic circuit used to perform the opposite of task mentioned in (b).

(d) It is a logic circuit used to select a specific signal out of a number of signals
available at the input.

Q1 Name the logic circuit for each of the above descriptions.

. (a) Half adder

(b) Encoder

(c) Decoder

(d) Multiplexer

Q2). Logic gates are integrated circuits which are used to perform Boolean functions.
Different logic gates such as OR, AND, NOT, etc. are available to perform different logical
operations. Universal logic gates are used to realise other gates and logic circuits. We can
also use a single logic gate that is constructed using all the three gates AND, OR and NOT

Based on the above discussion, answer the following questions:

(a) What is meant by an integrated circuit?

(i) It is a combination of a number of logic gates.

(ii) It is realising a logic circuit.

(iii) It is combining a number of components on a tiny silicon chip.

(iv) None of the above

(b) The logic gates OR, AND and NOT are referred to as:

(i) Universal logic gates

(ii) Fundamental logic gates

(iii) Derived logic gates

(iv) Integrated logic gates


(c) Which of the following gates is a universal logic gate?

(i) NOT gate

(ii) AND gate

(iii) OR gate

(iv) NOR gate

(d) Which of the following gates is composed of OR, AND and NOT gates?

(i) NAND gate

(ii) XOR gate

(iii) NOT gate

(iv) OR gate

Q3). Amit Prakash has designed a logic circuit as given below:

In the above logic circuit, he has confusion in writing the Boolean expression at some stages
left blank marked with ?1?, ?2? and ?3? Help Amit to write the Boolean expressions by
answering the following questions:

(a) What will be the expression in place of ?1?

(b) What will be the expression in place of ?2?

(c) What will be the expression in place of ?3?

(d) What will be the final output?


Case Study 4: Data Transmission System (Multiplexers)
A data transmission system transmits data from four sensors over a single communication line
using a 4-to-1 multiplexer. The sensors generate data sequentially, and the selection lines
control which sensor's data is transmitted.
Questions:
a) Draw the circuit diagram of the 4-to-1 multiplexer used in this system.
b) If the selection inputs are S1=0 and S0=1, which sensor's data will be transmitted?

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy