L05 Testability Measures
L05 Testability Measures
Testability Analysis
Why required?
To analyze difficulty of testing internal circuit parts.
redesign or add special test hardware
To provide guidance for algorithms for computing
test patterns.
avoid using hard-to-control lines
Estimation of fault coverage.
2
8/22/2012
Origins
Control theory
Rutman 1972
First definition of controllability.
Combinational measures:
CC0 Difficulty of setting circuit line to logic 0
CC1 Difficulty of setting circuit line to logic 1
CO Difficulty of observing a circuit line
8/22/2012
Observabilities
Value ranges from 0 (easiest) to infinity (hardest).
Combinational measures:
Roughly proportional to number of circuit lines
that must be set to control or observe given line.
Sequential measures:
Roughly proportional to number of times a flipflop must be clocked to control or observe given
line.
5
8/22/2012
Controllability Examples
8/22/2012
Observability Examples
To observe a gate input:
Observe output and make other input values non-controlling
10
8/22/2012
x
y
z
11
1,1(6)
x 2,3(4,
)
1,1(5,
)
1,1(5)
(6)
4,2(0)
(5)
(4,6)
1,1(4,6)
(6)
6,2(0)
2,3(4)
2,3(4,
)
1,1(6)
1,1(5,
)
12
8/22/2012
Sequential Example
13
Levelization Algorithm
Label each gate with max # of logic levels from
primary inputs, or with max # of logic levels from
primary output.
The algorithm:
Assign level # 0 to all primary inputs (PIs).
For each PI fanout:
Label that line with the PI level number.
Queue logic gate driven by that fanout.
8/22/2012
15
16
8/22/2012
17
18
8/22/2012
19
20
10
8/22/2012
Sequential
Increment SC0, SC1, SO only when we pass
through a flip-flop, either forwards or
backwards, to Q, Q, D, C, SET, or RESET.
Both
Must iterate on feedback loops until
controllabilities stabilize.
21
D Flip-Flop Equations
Assume a synchronous RESET line.
CC1 (Q) = CC1 (D) + CC1 (C) + CC0 (C) + CC0 (RESET)
SC1 (Q) = SC1 (D) + SC1 (C) + SC0 (C) + SC0 (RESET) + 1
CC0 (Q) = min [CC1 (RESET) + CC1 (C) + CC0 (C),
CC0 (D) + CC1 (C) + CC0 (C)]
SC0 (Q) is analogous
CO (D) = CO (Q) + CC1 (C) + CC0 (C) + CC0 (RESET)
SO (D) is analogous
22
11
8/22/2012
Algorithm:Testability Computation
1. For all PIs, CC0 = CC1 = 1 and SC0 = SC1 = 0.
2. For all other nodes, CC0 = CC1 = SC0 = SC1 = .
3. Go from PIs to POS, using CC and SC equations
to get controllabilities. Iterate on loops until SC
stabilizes (convergence guaranteed).
4. For all POs, set CO = SO = 0 .
5. Work from POs to PIs, Use CO, SO, and
controllabilities to get observabilities.
6. Fanout stem (CO, SO) = min branch (CO, SO).
7. If a CC or SC (CO or SO) is , that node is
uncontrollable (unobservable).
24
12
8/22/2012
25
After 1 Iteration
26
13
8/22/2012
After 2 Iterations
27
After 3 Iterations
28
14
8/22/2012
29
30
15
8/22/2012
T (fi)
all fi
31
32
16
8/22/2012
Summary
ATPG systems
Methods to reduce test generation effort while generating
efficient test vectors.
Uses:
Analysis of difficulty of testing internal circuit parts.
Redesign circuit hardware or add special test hardware where
measures show bad CY and OY.
33
17