Scribd
Upload
58 views16 pages

VHDL Structural Architecture: ENG2410 Week #5

The document describes a structural VHDL design for a 4-bit equality comparator. It decomposes the design into 1-bit comparison modules and a final module to combine the results. The 1-bit module uses a dataflow design with logic gates to output 1 if the inputs are different and 0 if equal. The final module is a structural design that instantiates the 1-bit modules and combines their outputs with a NOR gate. The document also shows a structural VHDL implementation of a 2-to-4 decoder using AND and NOT gates as components.

Uploaded by

RAPETI SAI KUMAR (N160490)
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
58 views16 pages

VHDL Structural Architecture: ENG2410 Week #5

The document describes a structural VHDL design for a 4-bit equality comparator. It decomposes the design into 1-bit comparison modules and a final module to combine the results. The 1-bit module uses a dataflow design with logic gates to output 1 if the inputs are different and 0 if equal. The final module is a structural design that instantiates the 1-bit modules and combines their outputs with a NOR gate. The document also shows a structural VHDL implementation of a 2-to-4 decoder using AND and NOT gates as components.

Uploaded by

RAPETI SAI KUMAR (N160490)
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 16

VHDL

Structural Architecture

ENG2410
Week #5
VHDL Design Styles

VHDL Design
Styles

behavioral
dataflow structural
(algorithmic)
Concurrent Components and Sequential statements
statements interconnects • Registers
• State machines
• Test benches

Subset most suitable for synthesis


2
Example – 4-bit Equality

Specifications:
o Input: 2 vectors A(3:0) and B(3:0)
o Output: One bit, E, which is 1 if A and B are
bitwise equal, 0 otherwise

3
Design

Hierarchical design seems a


good approach
Decompose the problem into
four 1-bit comparison circuits
and an additional circuit that
combines the four comparison
circuit outputs to obtain E.
1. One module/bit
2. Final module for E

4
Design for MX module
Ai Bi Ei
0 0 0
Define the output of the circuit to be:
0 1 1
• `0’ if both inputs are similar and 1 0 1
• `1’ if they are different? 1 1 0

Logic function is Ei = Ai Bi + Ai Bi

Can implement as

5
Design for ME module
Final E is 1 only if all intermediate values are 0
So
E = E0 + E1 + E2 + E3
And a design is

6
Overall Design

E = E0 + E1 + E2 + E3

7
Overall Design

8
MX Module: Data Flow
ND_1
Bi_n

Interface
entity mx_module is
port (
Ai, Bi: in std_logic;
Ei : out std_logic);
end entity mx_module;

Ai_n ND_2
architecture dataflow of mx_module is

Functionality
Ei = Ai Bi + Ai Bi
Signal Ai_n, Bi_n, ND_1, ND_2: std_logic;

begin
Ai_n <= not Ai;
Bi_n <= not Bi;
ND_1 <= Ai and B_n;
ND_2 <= Bi and A_n;
Ei <= ND_1 or ND_2;
end architecture dataflow;

9
ME Module: Structural
entity ME_module is

Interface
port (
A: in std_logic_vector(3 downto 0);
B: in std_logic_vector(3 downto 0);
E: out std_logic);
end entity ME_module;

architecture structural of ME_module is

component mx_module
port ( Ai, Bi: in std_logic;
Ei : out std_logic);
end component;

Functionality
Signal E0,E1,E2,E3: std_logic;

begin
E=E0 +E1 +E2 +E3
mx0: mx_module port map (A(0), B(0), E0);
mx1: mx_module port map (A(1), B(1), E1);
mx2: mx_module port map (A(2), B(2), E2);
mx3: mx_module port map (A(3), B(3), E3);
E <= E0 nor E1 nor E2 nor E3;

end architecture structural;

10
Decoder: Data Flow
Example: 2-to-4 decoder
D3

Interface
entity dec_2_to_4 is
port ( A(1) D2
A0, A1: in std_logic;
D0, D1, D2, D3: out std_logic); A(0) D1
end entity decoder_2_to_4;
D0

architecture dataflow1 of dec_2_to_4 is

Signal A0_n, A1_n: std_logic;

Functionality
begin A0_n
A0_n <= not A0;
A1_n <= not A1; A1_n
D0 <= A0_n and A1_n;
D1 <= A0 and A1_n;
D2 <= A0_n and A1;
D3 <= A0 and A1;
end architecture dataflow1;

11
Structural VHDL Description
of 2-to-4 Line Decoder

12
Structural VHDL Description
(Entity Declaration)

-- 2-to-4 Line Decoder; structural VHDL Description


library ieee;
use ieee.std_logic_1164.all

entity decoder_2_4_w_enable is
port (EN, A0, A1 : in std_logic;
D0, D1, D2, D3 : out std_logic);
end decoder_2_to_4_w_enable;

13
Structural VHDL Description
(Components)

architecture structural1_1 of decoder_2_to_4_w_enable is

component NOT1
port(in1: in std_logic;
out1: out std_logic);
end component;

component AND2
port(in1, in2: in std_logic;
out1: out std_logic);
end component;

14
Structural VHDL Description (Signals)

A0_n
N0
A1_n

N1

N2

N3

15
Structural VHDL Description
(Connecting components)

architecture structural1_1 of decoder_2_to_4_w_enable is


-- component NOT1 declaration
-- component NAND2
signal A0_n, A1_n, N0, N1, N2, N3: std_logic;
begin
g0: NOT1 port map (in1 => A0, out1 => A0_n);
g1: NOT1 port map (in1 => A1, out1 => A1_n);
g2: AND2 port map (in1 => A0_n, in2 => A1_n, out1 => N0);
g3: AND2 port map (in1 => A0, in2 => A1_n, out1 => N1);
g4: AND2 port map (in1 => A0_n, in2 => A1_n, out1 => N2);
g5: AND2 port map (in1 => A0, in2 => A1, out1 => N3);
g6: AND2 port map (in1 =>EN, in2 => N0, out1 => D0);
g7: AND2 port map (in1 => EN, in2 => N1, out1 => D1);
g8: AND2 port map (in1 => EN, in2 => N2, out1 => D2);
g9: AND2 port map (in1 => EN, in2 => N3, out1 => D3);
end structural_1;

16

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy