Latches: LCST - Logic Circuits and Switching Theory
Latches: LCST - Logic Circuits and Switching Theory
Module 50
Module 50 - Latches 1
Prepared by: fscjr.
Introduction
The latch is a type of temporary storage device that has two
stable states (bistable) and is normally placed in a category
separate from that of flip-flops.
Module 50 - Latches 2
Prepared by: fscjr.
Learning Objectives
After completing this module, the learners
should be able to:
Module 50 - Latches 3
Prepared by: fscjr.
The S-R (SET-RESET) Latch
SET means that the Q output is HIGH. RESET means that the Q
output is LOW.
Module 50 - Latches 4
Prepared by: fscjr.
The S-R (SET-RESET) Latch cont’d
Module 50 - Latches 5
Prepared by: fscjr.
The S-R (SET-RESET) Latch cont’d
Module 50 - Latches 6
Prepared by: fscjr.
The S-R (SET-RESET) Latch cont’d
Module 50 - Latches 7
Prepared by: fscjr.
An Application
Module 50 - Latches 8
Prepared by: fscjr.
IMPLEMENTATION: S’-R’ LATCH cont’d
Fixed-Function Device
Module 50 - Latches 9
Prepared by: fscjr.
IMPLEMENTATION: S’-R’ LATCH
Module 50 - Latches 10
Prepared by: fscjr.
IMPLEMENTATION: S’-R’ LATCH cont’d
Module 50 - Latches 11
Prepared by: fscjr.
The Gated S-R Latch
Module 50 - Latches 12
Prepared by: fscjr.
The Gated S-R Latch cont’d
Module 50 - Latches 13
Prepared by: fscjr.
The Gated D Latch
Module 50 - Latches 14
Prepared by: fscjr.
The Gated D Latch cont’d
Module 50 - Latches 15
Prepared by: fscjr.
IMPLEMENTATION: GATED D LATCH
Fixed-Function Device
Module 50 - Latches 16
Prepared by: fscjr.
IMPLEMENTATION: GATED D LATCH cont’d
Module 50 - Latches 17
Prepared by: fscjr.
Mastery Exercises cont’d
SR = 00, NC
SR = 01, Q=0
SR = 10, Q=1
SR = 11, invalid
Q=1
18