INA152

www.ti.com

Single-Supply
DIFFERENCE AMPLIFIER
FEATURES APPLICATIONS
● SWING: to Within 200mV of Either Output Rail ● DIFFERENCE INPUT AMPLIFIER
● LOW OFFSET DRIFT: ±3µV/°C BUILDING BLOCK
● UNITY-GAIN INVERTING AMPLIFIER
● LOW OFFSET VOLTAGE: ±250µV
● GAIN = 1/2
● HIGH CMR: 94dB ● AMPLIFIER GAIN = 2 AMPLIFIER
● LOW GAIN ERROR: 0.01% ● SUMMING AMPLIFIER
● LOW GAIN ERROR DRIFT: 1ppm/°C ● SYNCHRONOUS DEMODULATOR
● CURRENT AND DIFFERENTIAL LINE
● WIDE SUPPLY RANGE:
RECEIVER
Single: 2.7V to 20V
● VOLTAGE-CONTROLLED CURRENT
Dual: ±1.35V to ±10V SOURCE
● MSOP-8 PACKAGE ● BATTERY-POWERED SYSTEMS
● LOW-COST AUTOMOTIVE INSTRUMEN-
TATION

DESCRIPTION negative rails and the output swings to within 50mV of

either rail.
The INA152 is a small (MSOP-8), low-power, unity-
The difference amplifier is the foundation of many
gain difference amplifier consisting of a CMOS op
commonly used circuits. The INA152 provides preci-
amp and a precision resistor network. The on-chip
sion circuit function without using an expensive pre-
resistors are laser trimmed for accurate gain and high
cision network.
common-mode rejection. Excellent TCR tracking of
the resistor maintains gain accuracy and common- The INA152 is specified for operation over the ex-
mode rejection over temperature. The input common- tended industrial temperature range, –40°C to +85°C.
mode voltage range extends to above the positive and

INA152
40kΩ 40kΩ
2 5
VIN– Sense

6
VO

40kΩ 40kΩ
3
VIN+

7 4 1
V+ V– Ref

Copyright © 2001, Texas Instruments Incorporated SBOS184 Printed in U.S.A. January, 2001
SPECIFICATIONS: VS = ±10V
TA = +25°C, VS = ±10V, RL = 10kΩ connected to ground, and reference pin connected to ground, unless otherwise noted.

INA152EA
PARAMETER CONDITIONS MIN TYP MAX UNITS
OFFSET VOLTAGE RTO(1) (2)
Input Offset Voltage VCM = 0V ±250 ±1500 µV
vs Temperature TA = –40°C to +85°C ±3 ±15 µV/°C
vs Power Supply VS = ±1.35V to ±10V 5 30 µV/V
vs Time 0.5 µV/mo
INPUT VOLTAGE RANGE(3)
Common-Mode Voltage Range
VIN+ – VIN– = 0V 2(V–) 2(V+) – 2 V
Common-Mode Rejection 80 94 dB
INPUT IMPEDANCE(4)
Differential 80 kΩ
Common-Mode 80 kΩ
OUTPUT NOISE VOLTAGE(1) (5) RTO
fO = 10Hz 97 nV/√Hz
fO = 1kHz 87 nV/√Hz
fB = 0.1Hz to 10Hz 2.4 µVp-p
GAIN
Initial(6) 1 V/V
Gain Error ±0.01 ±0.1 %
Gain Temperature Drift Coefficient ±1 ±10 ppm/°C
Nonlinearity (V–) + 0.3V < VO < (V+) – 0.350V ±0.002 ±0.005 % of FS
FREQUENCY RESPONSE
Small Signal 800 kHz
Slew Rate 0.4 V/µs
Settling Time, 0.1% 9V Step 23 µs
, 0.01% 9V Step 25 µs
Overload Recovery 50% Overdrive 5 µs
OUTPUT
Voltage RL = 10kΩ to GND (V+) – 0.35 (V+) – 0.02 V
(V–) + 0.3 (V–) + 0.15 V
Load Capacitance Stability 500 pF
Short-Circuit Curent Continuous to Common +7, –12 mA
POWER SUPPLY
Rated Voltage ±10 V
Voltage Range ±1.35 ±10 V
2.7 20 V
Current, Quiescent IO = 0mA 500 650 µA
TEMPERATURE RANGE
Specification –40 +85 °C
Operating –55 +125 °C
θJA, Junction to Ambient 150 °C/W

NOTES: (1) Referred to output in unity-gain difference configuration. Note that this circuit has a gain of 2 for the op amp’s offset voltage and noise voltage.
(2) Includes effects of amplifier’s input bias and offset currents. (3) Limit IIN through 40kΩ resistors to 1mA. (4) 40kΩ resistors are ratio matched but have ±20%
absolute value. (5) Includes effects of amplifier’s input current noise and thermal noise contribution of resistor network. (6) Connected as difference amplifier.

2 INA152
SBOS184
SPECIFICATIONS: VS = +5V
TA = +25°C, VS = +5V, Ref connected to VS/2, RL = 10kΩ connected to VS/2, unless otherwise noted.

INA152EA
PARAMETER CONDITIONS MIN TYP MAX UNITS
OFFSET VOLTAGE RTO(1) (2)
Input Offset Voltage VCM = VOUT = 0V ±250 ±1500 µV
vs Temperature TA = –40°C ≤ TA ≤ 85°C ±3 ±15 µV/°C
INPUT VOLTAGE RANGE(3)
Voltage Range, Common-Mode VIN+ – VIN– = 0V –2.5 +5.5 V
Common-Mode Rejection 0V < VCM < +5V, RSRC = 0Ω 80 94 dB
OUTPUT
Voltage (V+) – 0.2 V
(V–) + 0.2 V
RL = 10kΩ to GND (V–) + 0.05 V

NOTES: (1) Referred to output in unity-gain difference configuration. Note that this circuit has a gain of 2 for the op amp’s offset voltage and noise voltage.
(2) Includes effects of amplifier’s input bias and offset currents. (3) Limit IIN through 40kΩ resistors to 1mA.

PIN CONFIGURATION ELECTROSTATIC

Top View MSOP-8
DISCHARGE SENSITIVITY
This integrated circuit can be damaged by ESD. Burr-Brown
Ref 1 8 NC recommends that all integrated circuits be handled with
VIN– 2 7 V+
appropriate precautions. Failure to observe proper handling
INA152 and installation procedures can cause damage.
VIN+ 3 6 VO
ESD damage can range from subtle performance degradation
V– 4 5 Sense to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric
NC = No Internal Connection changes could cause the device not to meet its published
specifications.

ABSOLUTE MAXIMUM RATINGS(1)

Supply Voltage, V+ to V– .................................................................. +22V
Signal Input Terminals .................................................. +20V Continuous
Output Short-Circuit to GND Duration .................................... Continuous
Operating Temperature .................................................. –55°C to +125°C
Storage Temperature ..................................................... –55°C to +125°C
Junction Temperature .................................................................... +150°C
Lead Temperature (soldering, 10s) ............................................... +300°C

PACKAGE/ORDERING INFORMATION
PACKAGE SPECIFIED
DRAWING TEMPERATURE PACKAGE ORDERING TRANSPORT
PRODUCT PACKAGE NUMBER RANGE MARKING NUMBER(1) MEDIA
INA152EA MSOP-8 337 –40°C to +85°C B52 INA152EA/250 Tape and Reel
" " " " " INA152EA/2K5 Tape and Reel

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces
of “INA152EA/2K5” will get a single 2500-piece Tape and Reel.

INA152 3
SBOS184
TYPICAL PERFORMANCE CURVES
At TA = +25°C, VS = ±10V, RL = 10kΩ connected to GND, and Ref = GND, unless otherwise noted.

GAIN vs FREQUENCY COMMON-MODE REJECTION vs FREQUENCY

20 100

Commom-Mode Rejection (dB)

CL = 500pF
0
Closed-Loop Gain (dB)

80

–20
60
–40

40
–60 VS = ±10V or ±2.5V

–80 20
10k 100k 1M 10M 100 1k 10k 100k 1M
Frequency (Hz) Frequency (Hz)

POWER-SUPPLY REJECTION vs FREQUENCY MAXIMUM OUTPUT VOLTAGE vs FREQUENCY

120 Peak-to-Peak Output Voltage (V) 25
Power-Supply Rejection (dB)

100
20
–PSRR
80
15
60 +PSRR
10
40

5
20

0 0
10 100 1k 10k 100k 1M 100 1k 10k 100k 1M
Frequency (Hz) Frequency (Hz)

QUIESCENT CURRENT vs TEMPERATURE SHORT-CIRCUIT CURRENT vs TEMPERATURE

700 10

600 5
VS = ±10V
Short-Circuit Current (mA)

500 0
Quiescent Current (µA)

VS = ±2.5V VS = ±10V VS = ±2.5V

400 –5

300 –10

200 –15

100 –20

0 –25
–75 –50 –25 0 25 50 75 100 125 –60 –40 –20 0 20 40 60 80 100 120
Temperature (°C) Temperature (°C)

4 INA152
SBOS184
TYPICAL PERFORMANCE CURVES (Cont.)
At TA = +25°C, VS = ±10V, RL = 10kΩ connected to GND, and Ref = GND, unless otherwise noted.

SLEW RATE vs TEMPERATURE OUTPUT VOLTAGE SWING vs OUTPUT CURRENT

0.5 10
+25°C VS = ±10V
8
–40°C
0.45 6 +85°C

Output Voltage Swing (V)

4
Slew Rate (V/µs)

0.4 2
0
0.35 –2
+85°C –40°C
–4
+25°C
0.3 –6
–8
0.25 –10
–60 –40 –20 0 20 40 60 80 100 120 0 2.5 5 7.5 10 12.5 15
Temperature (°C) Output Current (mA)

OUTPUT VOLTAGE vs OUTPUT CURRENT OUTPUT VOLTAGE vs OUTPUT CURRENT

2.5 1.5
VS = ±2.5V VS = ±1.35V
2
–40°C 1 –40°C
1.5
+25°C
Output Voltage Swing (V)

Output Voltage Swing (V)

1 +85°C
+25°C 0.5
0.5 +85°C

0 0
+25°C
–0.5
+85°C –0.5 +85°C
–1 +25°C
–1.5 –1
–2 –40°C
–40°C
–2.5 –1.5
0 2 4 6 8 10 12 14 0 0.5 1 1.5 2 2.5
Output Current (mA) Output Current (mA)

0.1Hz TO 10Hz PEAK-TO-PEAK

NOISE SPECTRAL DENSITY VOLTAGE NOISE
1k
Noise (nV/√Hz)

1µV/div

100

10
0.1 1 10 100 1k 1s/div
Frequency (Hz)

INA152 5
SBOS184
TYPICAL PERFORMANCE CURVES (Cont.)
At TA = +25°C, VS = ±10V, RL = 10kΩ connected to GND, and Ref = GND, unless otherwise noted.

SMALL-SIGNAL STEP RESPONSE LARGE-SIGNAL STEP RESPONSE

50mV/div

CL = 25

2V/div
50mV/div

CL = 470pF

50ms/div 25µs/div

INPUT COMMON-MODE VOLTAGE

SETTLING TIME vs LOAD CAPACITANCE vs OUTPUT VOLTAGE
45 25
VS = ±10V
20

40 15
Common-Mode Voltage (V)
Settling Time (µs)

0.01% 10 VS = +5V
35 5
0
30 –5
VS = ±2.5V
0.1% –10
25 –15
–20
20 –25
100 1000 –10 –7.5 –5 –2.5 0 2.5 5 7.5 10
Loading Capacitance (pF) Output Voltage (V)

OFFSET VOLTAGE PRODUCTION DISTRIBUTION OFFSET VOLTAGE PRODUCTION DISTRIBUTION

16 16
VS = ±10V VS = ±2.5V
14 14
Percentage of Units (%)

Percentage of Units (%)

12 12

10 10

8 8

6 6

4 4

2 2

0 0
–1000

–800

–600

–400

–200

200

400

600

800

1000

–1000

–800

–600

–400

–200

200

400

600

800

1000

Offset Voltage (µV) Offset Voltage (µV)

6 INA152
SBOS184
TYPICAL PERFORMANCE CURVES (Cont.)
At TA = +25°C, VS = ±10V, RL = 10kΩ connected to GND, and Ref = GND, unless otherwise noted.

OFFSET VOLTAGE DRIFT OFFSET VOLTAGE DRIFT

40 40
VS = ±10V VS = ±2.5V
35 35

Percentage of Units (%)

Percentage of Units (%)

30 30

25 25

20 20

15 15

10 10

5 5

0 0
1 2 3 4 5 6 7 8 9 10 1 2 3 4 5 6 7 8 9 10
Offset Voltage Drift (µV/°C) Offset Voltage Drift (µV/°C)

INA152 7
SBOS184
APPLICATIONS INFORMATION OPERATING VOLTAGE
The INA152 operates from single (+2.7V to +20V) or dual
The INA152 is a low-power difference amplifier suitable for
(±1.35V to ±10V) supplies with excellent performance. Speci-
a wide range of general-purpose applications. Figure 1
fications are production tested with +5V and ±10V supplies.
shows the basic connections required for operation of the
Most behavior remains unchanged throughout the full oper-
INA152. Decoupling capacitors are strongly recommended
ating voltage range. Parameters that vary significantly with
in applications with noisy or high-impedance power sup-
operating voltage are shown in the typical performance
plies. The capacitors should be placed close to the device
curves.
pins, as shown in Figure 1.
As shown in Figure 1, the differential input signal is con-
INPUT VOLTAGE
nected to pins 2 and 3. The source impedances connected to
the inputs must be nearly equal to assure good common- The INA152 can accurately measure differential signals that
mode rejection. An 8Ω mismatch in source impedance will are above and below the supply rails. Linear common-mode
degrade the common-mode rejection of a typical device to range extends from 2 • [(V+) – 1V] to 2 • (V–) (nearly twice
approximately 80dB (a 16Ω mismatch degrades CMR to the supplies). See the typical performance curve, “Input
74dB). If the source has a known impedance mismatch, an Common-Mode Voltage vs Output Voltage”.
additional resistor in series with the opposite input can be
used to preserve good common-mode rejection. OFFSET VOLTAGE TRIM
The INA152’s internal resistors are accurately ratio trimmed The INA152 is laser trimmed for low offset voltage and drift.
to match. That is, R1 is trimmed to match R2, and R3 is Most applications require no external offset adjustment.
trimmed to match R4. However, the absolute values may not Figure 2 shows an optional circuit for trimming the output
be equal (R1 + R2 may be slightly different than R3 + R4). offset voltage. The output is referred to the output reference
Thus, large series resistors on the input (greater than 250Ω), terminal (pin 1), which is normally grounded. A voltage
even if well matched, will degrade common-mode rejection. applied to the Ref terminal will be summed with the output
Circuit-board layout constraints might suggest possible varia- signal. This can be used to null offset voltage, as shown in
tions in connections of the internal resistors. It might appear Figure 2. The source impedance of a signal applied to the Ref
that pins 1 and 3 could be interchanged, however, because of terminal should be less than 10Ω to maintain good common-
the ratio trimming technique used (see paragraph above) mode rejection.
CMRR will be degraded. If pins 1 and 3 are interchanged,
pins 2 and 5 must also be interchanged to maintain proper
ratio matching.

INA152

R1 R2
V– V+ 2 5
V2
1µF 1µF

4 7 6
VO
INA152
R1 R2
40kΩ 40kΩ 10Ω R3
V2 2 5 3
–In V3

6 R4

VO = V 3 – V2 +V
Gain Error = ±0.01%
R3 R4 CMR = 94dB 1
VO = V 3 – V2 100kΩ
40kΩ 40kΩ Nonlinearity = ±0.002%
V3 3 1 Offset Adjustment 100kΩ
+In Range = ±1mV
10Ω

–V

FIGURE 1. Precision Difference Amplifier (Basic Power FIGURE 2. Offset Adjustment.

Supply and Signal Connections).

8 INA152
SBOS184
TYPICAL APPLICATIONS

V1
–In INA152
A1
2 5
R2
V+ V+
3
6 INA152
R1 VO 2
R2

5
3 1

A2 7
V2
+In 6
VO = (1 + 2R2/R1) (V2 – V1) VO = (V+)/2

The INA152 can be combined with op amps to form a complete Instrumen-

tation Amplifier (IA) with specialized performance characteristics. Texas
Instruments offers many complete high performance IAs. Products with
related performances are shown at the right in the table below. Common 1 4 Common

SIMILAR COMPLETE
A1, A2 FEATURE TEXAS INSTRUMENTS IA

OPA2227 Low Noise INA163

OPA129 Ultra Low Bias Current (fA) INA116

OPA2277 Low Offset Drift, Low Noise INA114, INA128
FIGURE 5. Pseudoground Generator.
OPA2130 Low Power, FET-Input (pA) INA121

OPA2234 Single Supply, Precision, Low Power INA122, INA118

FIGURE 3. Precision Instrumentation Amplifier.

INA152

2 5
INA152 V2

2 5
6
VO = –V2
100Ω(1)
1%
6 V0
V–
0 to 2V
100Ω(1)
1%
3 1

IIN
0 to 20mA
1 3

NOTE: (1) Input series resistors should be less than

250Ω (1% max mismatch) to maintain excellent CMR.
With 100Ω resistors, gain error is increased to 0.5%.

FIGURE 4. Current Receiver with Compliance to Rails. FIGURE 6. Precision Unity-Gain Inverting Amplifier.

INA152 9
SBOS184
 INA152
INA152

2 5
2 5

6 6
VO = 2 • V1 VO = V1 + V 3
1 1
V1

V1
V3
3
3

FIGURE 7. Precision Gain = 2 Amplifier. FIGURE 10. Precision Summing Amplifier.

INA152
2 +10V

2
5
6
+5V Out

REF02
INA152
6 V3 2 5
VO = –5V Out
3 2
V3

4
6
1

3
1

FIGURE 8. Precision Gain = 1/2 Amplifier. FIGURE 11. ±5V Precision Voltage Reference.

R1 R2

INA152
2 2 5
INA152
5

6 (V1 + V3) 6
VO = VO
1 2 1
V1 V1

V3
3 V3
3

(
VO = 1 +
R2
R1
)( V +2 V )
1 3

FIGURE 9. Precision Average Value Amplifier. FIGURE 12. Precision Summing Amplifier with Gain.

10 INA152
SBOS184
 1
Noise (60Hz hum)
INA115
4

A1
2
Transducer or
Analog Signal 25kΩ Feedback

12
3 25kΩ 25kΩ

RG A3 Output
14 11
25kΩ 25kΩ 50kΩ
G=1+
RG

15

A2 25kΩ
5

Noise (60Hz hum) Shield 100kΩ

13 7 8 10 Ref

V+ V–

3
INA152

6
1

FIGURE 13. Instrumentation Amplifier Guard Drive Generator.

INA152

INA152

A
3
V1

V2 B VO = V3 + V4 – V1 – V2
V3

V4

FIGURE 14. Precision Summing Instrumentation Amplifier.

INA152 11
SBOS184
 INA152 INA152
2 5
V2

R 2 5
6

R 6
V1 A V01
3 1
V1

3 1
IO = (V1 – V2) (1/40k + 1/R)
Load IO

V2
INA152
FIGURE 15. Precision Voltage-to-Current Converter with
Differential Inputs.
2 5

INA152
6
B V02
2 5
V2

3 1
6

R
3 V01 – V02 = 2 (V2 – V1)
V3 OPA130
1

FIGURE 18. Differential Output Difference Amplifier.

IO = (V3 – V2)/R
IO Load

INA152
2 5
FIGURE 16. Differential Input Voltage-to-Current V2
Converter for Low IOUT.
6

INA152
R (R ≥ 200Ω)
2 5 3 1
V2 V3
Gate can be
+VCC –5V
R
(V3 – V2)
IO =
6 R
R < 200Ω
Load IO
R

3 1 Gate can be
V3 +VS –5V

IO = (V3 – V2) (1/40k + 1/R)

Load IO
FIGURE 19. Isolating Current Source with Buffering
Amplifier for Greater Accuracy.

FIGURE 17. Isolating Current Source.

12 INA152
SBOS184
 +5V

7
VS
INA152

2 5

Transducer
or 6 12 Bits
Analog ADS7806
Out
Signal

3 1 0V-4V
Input

–5V

Eliminates errors due to different grounds.

FIGURE 20. Differential Input Data Acquisition.

INA152

2 5

V1

DG188 6
VO
3

1
Logic In VO
1 0 –V1
Logic 1 +V1
In

FIGURE 21. Digitally Controlled Gain of ±1 Amplifier.

INA152

BUF634 inside feedback

INA152
R1 R2 loop contributes no error.
2 5
2 5
–In
10pF
D1
6
R3
3 V0 = |V1| 6
BUF634 VO
D2 R4
1
OPA130
RL
V1 3 1
R5 +In
Input 2kΩ

FIGURE 22. Precision Absolute Value Buffer. FIGURE 23. High Output Current Precision Difference
Amplifier.

INA152 13
SBOS184
 PACKAGE OPTION ADDENDUM

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)

INA152EA/250 ACTIVE VSSOP DGK 8 250 RoHS & Green NIPDAU | NIPDAUAG Level-3-260C-168 HR -40 to 85 B52

INA152EA/2K5 ACTIVE VSSOP DGK 8 2500 RoHS & Green NIPDAU | NIPDAUAG Level-3-260C-168 HR -40 to 85 B52

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 10-Dec-2020

Addendum-Page 2
 IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party
intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,
costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (https:www.ti.com/legal/termsofsale.html) or other applicable terms available either
on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s
applicable warranties or warranty disclaimers for TI products.IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated