MacPhail School of Energy (MSE)

Electronics Engineering Technology (ENT)

ELTR 270 - Electronic Devices and Circuits I

Practice Problems and Solutions - Diode

Habib Islam
ELTR 270 SAIT, MSE, ENT WINTER 2023

Problem 1
Determine whether each silicon diode in Figure 1 is forward-biased or reverse-biased.

Figure 1: Four silicon diodes of Problem 1.

Solution

(a) Anode is less positive than cathode: the diode is reverse-biased.

(b) Anode is more positive than cathode: the diode is forward-biased.

(c) Anode is more positive than cathode: the diode is forward-biased.

(d) Anode is more positive than cathode: the diode is forward-biased.

Problem 2
Determine the voltage across each diode in Figure 1 assuming the practical model.

Solution

(a) Since the diode is reverse biased, it acts as an open circuit. There is no voltage drop
across 10 Ω resistor and across the diode as no current flows through them. However,
since the anode has a potential of 5 V and the cathode has a potential of 8 V, the
potential difference or voltage across the diode is 5 V − 8 V = −3 V

Problem 2 continued on next page. . . 2

ELTR 270 SAIT, MSE, ENT WINTER 2023

(b) Since the diode is forward biased, according to the practical diode model (rd′ = 0), the
voltage drop across a silicon diode is VF = VB = 0.7 V for any values of IF > 0, where
VB = 0.7 V is the barrier potential.

(c) Since the diode is forward biased, according to the practical diode model (rd′ = 0), the
voltage drop across a silicon diode is VF = VB = 0.7 V for any values of IF > 0.

(d) Since the diode is forward biased, according to the practical diode model (rd′ = 0), the
voltage drop across a silicon diode is VF = VB = 0.7 V for any values of IF > 0.

Problem 3
Determine the voltage across each diode in Figure 1 assuming the ideal model.

Solution

(a) Since the diode is reverse biased, it acts as an open circuit. There is no voltage drop
across 10 Ω resistor and across the diode as no current flows through them. However,
since the anode has a potential of 5 V and the cathode has a potential of 8 V, the
potential difference or voltage across the diode is 5 V − 8 V = −3 V

(b) Since the diode is forward biased, according to the ideal diode model (rd′ = 0), the
voltage drop across a silicon diode is VF = 0 V for any values of IF > 0.

(c) Since the diode is forward biased, according to the practical diode model (rd′ = 0), the
voltage drop across a silicon diode is VF = 0 V for any values of IF > 0.

(d) Since the diode is forward biased, according to the practical diode model (rd′ = 0), the
voltage drop across a silicon diode is VF = 0 V for any values of IF > 0.

Problem 4
Determine the voltage across each diode in Figure 1 assuming the complete diode model
with rd′ = 10 Ω and rR
′ = 100 MΩ.

Solution

(a) Since the diode is reverse biased, it acts as an open circuit. There is no voltage drop
across 10 Ω resistor and across the diode as no current flows through them. However,
since the anode has a potential of 5 V and the cathode has a potential of 8 V, the
potential difference or voltage across the diode is 5 V − 8 V = −3 V

Problem 4 continued on next page. . . 3

ELTR 270 SAIT, MSE, ENT WINTER 2023

(b) Since the diode is forward biased, according to the complete diode model, it acts as a
closed switch in series with VB = 0.7 V and (rd′ = 10 Ω). Applying KVL, we can write

−VB − Vr′ + 100 V − VR = 0

d

−0.7 V − IF rd′ + 100 V − IF R = 0

100 V − 0.7 V 100 V − 0.7 V
IF = =
R + rd′ 560 Ω + 10 Ω

IF = 174 mA

Therefore, the voltage across the diode is

VF = VB + Vr′ = VB + IF rd′
d

= 0.7 V + (174 × 10−3 A)(10 Ω)

VF = 2.44 V

(c) Since the diode is forward biased, according to the complete diode model, it acts as a
closed switch in series with VB = 0.7 V and (rd′ = 10 Ω). Applying KVL, we can write

30 V − VRtot = 0

30 V − Itot (1 kΩ + 1.5 kΩ + 4.7 kΩ||4.7 kΩ) = 0

30 V − Itot (4.85 kΩ) = 0

30 V
Itot =
4.85 kΩ
Itot = 6.19 mA

The current flowing through the diode is

Itot 6.19 mA
IF = = = 3.1 mA
2 2

Therefore, the voltage across the diode is

VF = VB + Vr′ = VB + IF rd′
d

= 0.7 V + (3.1 × 10−3 A)(10 Ω)

VF = 0.731 V

Problem 4 continued on next page. . . 4

ELTR 270 SAIT, MSE, ENT WINTER 2023

(d) Since the diode is forward biased, according to the complete diode model, it acts as
a closed switch in series with VB = 0.7 V and (rd′ = 10 Ω). Looking at the circuit in
Figure 1(d), we can conclude that approximately all of the current from the 20 V source
is through the diode. However, no current from the 10 V source is through the diode.
Therefore, applying KVL we can write

−VB − Vr′ + 20V V − VR = 0

d

−0.7 V − IF rd′ + 20 V − IF R = 0
20 V − 0.7 V
IF =
R + rd′
20 V − 0.7 V
=
10 kΩ + 10 Ω
IF = 1.92 mA

Therefore, the voltage across the diode is

VF = VB + Vr′ = VB + IF rd′
d

= 0.7 V + (1.92 × 10−3 A)(10 Ω)

VF = 0.719 V

Problem 5
Draw the output voltage waveform for each circuit in Fig 2.

Figure 2: Circuits of Problem 5.

Solution
Since rd′ is not given, use the practical diode model.

Problem 5 continued on next page. . . 5

ELTR 270 SAIT, MSE, ENT WINTER 2023

(a) For the circuit in Figure 2(a), during the positive half cycle of Vin , when 0 V ≤ Vin <
0.7 V, the diode will be reverse biased. No current will flow through the circuit, and
therefore, in this case,

Vout = VR = 0 V

Portions of this output is shown in blue in Figure 3(a).

During the positive half cycle of Vin , when 0.7 V ≤ Vin ≤ 5 V, diode will be forward
biased. In that case, applying KVL we can write

Vin − VF − VR = 0

VR = Vin − VB = Vin − 0.7 V

Vout = VR = Vin − 0.7 V

For this input voltage range, Vout will follow Vin with maximum and minimum values
as follows.

Vout, min = 0.7 V − 0.7 V = 0

Vout, max = 5 V − 0.7 V = 4.3 V

Portions of this output is shown in green in Figure 3(a).

For the circuit in Figure 2(a), during the negative half cycle, the diode will not conduct
and as a result, no current will flow through R. Therefore, Vout = VR = 0. Portions of
this output is shown in red in Figure 2(a).

(b) For the circuit in Figure 3(b), during the negative half cycle, if −0.7 V < −Vin ≤
−50 Vthe diode will conduct. Applying KVL in counter clockwise direction we can
write

−VR − VF + Vin = 0

VR = Vin − VF = Vin − VB

Vout = −VR = −Vin + 0.7 V

For this input voltage range, Vout will follow Vin with minimum and maximum outputs
as follows.

Problem 5 continued on next page. . . 6

ELTR 270 SAIT, MSE, ENT WINTER 2023

−Vout, min = −0.7 V + 0.7 V = 0

−Vout, max = −50 V + 0.7 V = −49.3 V

Portions of this output is shown in red in Figure 3(b).

For the circuit in Figure 3(b), during the positive half cycle of Vin , the diode will not
conduct and as a result, no current will flow through R. Therefore, Vout = VR = 0.
Portions of this output is shown in blue in Figure 3(b).

For the circuit in Figure 3(b), during the negative half cycle of Vin , if −Vin ≤ −0.7 V
the diode will not conduct and as a result, no current will flow through R. Therefore,
Vout = VR = 0. Portions of this output is shown in green in Figure 3(b).

Figure 3: Output waveforms for the circuits in Figure 2.

Problem 6
What is the peak inverse voltage across each diode in Figure 2?

Solution

(a) P IV = Vp = 5 V

(b) P IV = Vp = 50 V

7
ELTR 270 SAIT, MSE, ENT WINTER 2023

Problem 7
Calculate the average value of a half-wave rectified voltage with a peak value of 200 V.

Solution
The average value of a half-wave rectified voltage is given by
Vp 200 V
Vavg = = = 63.7 V
π π

Problem 8
What is the peak forward current through each diode in Figure 2 ?

Solution

(a) Since the diode and R are in series, the same current is flowing through them. There-
fore, using the Vout,max value calculated in Problem 5(a), we can write

VR Vout, max 4.3 V

IF = IR = = = = 91.5 mA
R R 47 Ω

(b) Similar to part (a)

VR Vout, max 49.3 V

IF = IR = = = = 14.9 mA
R R 3.3 kΩ

Problem 9
Determine the peak and average power delivered to RL in Figure 4.

Figure 4: Half wave rectifier diode of Problem 9.

Problem 9 continued on next page. . . 8

ELTR 270 SAIT, MSE, ENT WINTER 2023

Solution
First, calculate the secondary rms voltage as follows.

Vsec, rms = nVpri, rms = (0.5)(120 Vrms = 60 Vrms

Therefore, the secondary peak voltage is

√ √
Vsec, p = 2Vsec, rms = ( 2)(60 Vrms ) = 84.9 Vp

Now, we can calculate the secondary average voltage as follows

Vsec, p 84.9 Vp
Vsec, avg = = = 27.0 V
π π
Using Ohm’s law, we can find the peak power delivered to RL as follows.

VR2L (Vsec, p − 0.7 V)2 (84.9 Vp − 0.7 V)2

PL,p = = = = 32.1 W
RL 220 Ω 220 Ω
Similarly, we can calculate the average power delivered to RL as follows.

VR2L (Vsec, avg − 0.7 V)2 (27 Vp − 0.7 V)2

PL,avg = = = = 3.31 W
RL 220 Ω 220 Ω

Problem 10
Find the average value of each voltage in Figure 5.

Figure 5: Voltage waveforms of Problem 10.

Solution

Problem 10 continued on next page. . . 9

ELTR 270 SAIT, MSE, ENT WINTER 2023

(a) Figure 5(a) shows the output voltage of a half wave rectifier without dc offset. There-
fore,
Vp 5 V
Vavg = = = 1.59 V
π π

(b) Figure 5(b) shows the output voltage of a full wave rectifier without dc offset. There-
fore,
2Vp (2)(100 V)
Vavg = = = 63.7 V
π π

(c) Figure 5(c) shows the output voltage of a full wave rectifier with 10 V dc offset. First
remove he dc offset to get Vp and calculate the average value of this peak value. Then
add 10 V dc offset to obtain Vavg of the output voltage.

2Vp 2(20 V − 10 V)
Vavg = + 10 V = + 10 V = 16.4 V
π π

(d) Figure 5(d) shows the output voltage of a full wave rectifier with -15 V dc offset. First
remove he dc offset to get Vp and calculate the average value of this peak value. Then
add -15 V dc offset to obtain Vavg of the output voltage.

2Vp 2(25 V − (−15 V))

Vavg = − 15 V = − 15 V = 10.5 V
π π

Problem 11
Consider the circuit in Figure 6.

Figure 6: Rectifier circuit of Problem 11.

(a) What type of circuit is this ?

(b) What is the total peak secondary voltage ?

(c) Find the peak voltage across each half of the secondary.

Problem 11 continued on next page. . . 10

ELTR 270 SAIT, MSE, ENT WINTER 2023

(d) Sketch the voltage waveform across RL .

(e) What is the peak current through each diode ?

(f) What is the PIV for each diode ?

Solution

(a) The circuit is center-tapped full-wave rectifier.

(b) The peak secondary voltage is

√
Vsec,p = (0.25)( 2)(120 Vrms = 42.4 Vp

(c) The peak voltage across each half of the secondary is

Vsec,p 42.4 Vp
Vsec,half,p = = = 21.2 Vp
2 2

(d) For the circuit in Figure 6, during both positive and negative half cycle, one of the
diodes will be forward biased. Applying KVL we can write

Vsec,half − VF − VRL = 0

VRL = Vsec,half − VB = Vsec,half − 0.7 V

Diode will conduct only when Vsec,half ≥ 0.7 V. Therefore,

VRL min = 0.7 V − 0.7 V = 0

VRL max = 21.2 V − 0.7 V = 20.5 V

(e) The peak current through each diode is given by

VRL max 20.5 V

IF = = = 20.5 mA
RL 1.0 kΩ

(f) The PIV for each diode is

P IV = Vsec,half,p + VRL max = 21.2 V + 20.5 V = 41.7 V

11
ELTR 270 SAIT, MSE, ENT WINTER 2023

Figure 7: Rectifier circuit of Problem 12.

Problem 12
Draw the output voltage waveform for the bridge rectifier in Figure 7.

Solution
In this circuit, during the positive half cycle of the input, the current flows through RL −
D2 − secondary winding − D1 − ground. Applying KVL we get

Vout − Vd2 + Vsec,p − Vd1 = 0

√
Vout = 0.7 V − (0.2)( 2)(120 V) + 0.7 V = −32.5 V

During the negative half cycle of the input, the current flows through RL −D4 −secondary winding−
D3 − ground. For this case, applying KVL we get

Vout − Vd4 + Vsec,p − Vd3 = 0

√
Vout = 0.7 V − (0.2)( 2)(120 V) + 0.7 V = −32.5 V

The output waveform is shown in Figure 8.

Figure 8: Output waveform of the rectifier circuit in Figure 7.

12
ELTR 270 SAIT, MSE, ENT WINTER 2023

Problem 13
A certain full-wave rectifier has a peak output voltage of 30 V. A 50 µF capacitor-input
filter is connected to the rectifier. Calculate the peak-to-peak ripple and dc output voltage
developed across a 600 Ω load resistance. What is the percentage of ripple?

Solution
Assuming the rectifier is connected to an ac outlet with frequency 60 Hz, the output frequency
of a full-wave rectifier is f = (2)(60 Hz) = 120 Hz. Then, we can calculated the peak-to-peak
ripple voltage as follows.
Vp(in) 30 V
Vr(pp) = = = 8.33 Vpp
f RL C (120 Hz)(600 Ω)(50 × 10−6 F)

The DC voltage developed across the load resistance is

! !
1 1
VDC = 1 − Vp(in) = 1 − (30 V) = 25.8 V
2f RL C (240 Hz)(600 Ω)(50 × 10−6 F)

The percentage of ripple is calculated as follows.

Vr(pp) 8.33 Vpp
%r = × 100% = × 100% = 32.3%
VDC 25.8 V

Problem 14
A full-wave rectifier produces an 80 V peak rectified voltage from a 60 Hz ac source. If 10
µF filter capacitor-input filter is used, determine ripple factor for a load resistance of 10 kΩ.

Solution

Vp(in) 80 V
Vr(pp) = = = 6.67 Vpp
f RL C (120 Hz)(10 × 103 Ω)(10 × 10−6 F)

! !
1 1
VDC = 1 − Vp(in) = 1 − (30 V) = 76.7 V
2f RL C (240 Hz)(10 × 103 Ω)(10 × 10−6 F)

Vr(pp) 6.67 Vpp

r= = = 0.087
VDC 76.7 V

13
ELTR 270 SAIT, MSE, ENT WINTER 2023

Figure 9: The full wave rectifier circuit of Problem 15.

Problem 15
Determine the peak-to-peak and dc output voltages of the circuit in Figure 9. The trans-
former has a 36 V rms secondary voltage rating and the line voltage has a frequency of 60
Hz.

Solution
The peak output voltage of the full-wave bridge rectifier circuit can be calculated as
√
Vp(rect) = Vp(sec) − 1.4 V = 2(36 V) − 1.4 V = 49.5 V

Neglecting Rsurge , we can write

!
1 1
Vr(pp) = Vp(rect) = 1 − (49.5 V) = 1.25 V
f RL C (120 Hz)(3.3 × 103 Ω)(100 × 10−6 F)

! !
1 1
VDC = 1 − Vp(rect) = 1 − (49.5 V) = 48.9 V
2f RL C (240 Hz)(3.3 × 10 Ω)(100 × 10−6 F)
3

Problem 16
For the full-wave bridge rectifier circuit in Figer 9, draw the following voltage waveforms in
relationship to the input waveforms: VAB , VAD , and VCD .

Solution
Looking at the circuit, we can easily calculate VAB = Vp(sec) = 50.9 V.
During the positive half cycle of secondary voltage waveform, the diode between the points
A and D is reverse biased and acts as an open circuit. As a result, the total output voltage of
the rectifier circuit appears between the points A and B. Therefore, VAD = Vp(rect) = 49.5 V.

Problem 16 continued on next page. . . 14

ELTR 270 SAIT, MSE, ENT WINTER 2023

During the negative half-cycle of the secondary voltage waveform, the diode between the
points A and D is forward biased. Therefore, VAD = −VF = −0.7 V.
The voltage between the points C and D is the nearly smooth DC output voltage of the the
filter capacitor. All three voltage waveforms VAB , VAD , and VCD are shown in Figure 10.

Figure 10: The voltage waveforms of Problem 16.

Problem 17
Determine the output waveform for the circuit in Figure 11.

Figure 11: The clipper circuit of Problem 17.

Solution
During the positive half cycle of the input, the diode is forward biased. As a result,

Vout = VF = 0.7 V

During the negative half cycle of the input, the diode is reverse biased and acts as an open
circuit. As a result, no current flows through the circuit and the voltage drop across the

Problem 17 continued on next page. . . 15

ELTR 270 SAIT, MSE, ENT WINTER 2023

1-kΩ resistor is zero. Therefore, the output voltage is equal to the input voltage.

Vout = Vin

The circuit operation during the positive and negative half cycles are shown in Figure 12
and the output waveform is shown in Figure 13.

Figure 12: The operation of clipper circuit of Problem 17.

Figure 13: The output waveform of the clipper circuit of Problem 17.

Problem 18
Determine the output voltage for the circuit in Figure 14(a) for each input voltage in (b),
(c), and (d).

Figure 14: Diode clipper circuit and its input waveforms of Problem 18.

Problem 18 continued on next page. . . 16

ELTR 270 SAIT, MSE, ENT WINTER 2023

Solution
The output of the clipper circuit is given by

Vout = VR2 + VF = VR2 + 0.7 V

(b) During the positive half cycle of the input, the diode will be forward biased. Since
VR1 = VR2 , assuming VR1 = VR2 = VR and Applying KVL, we can write

Vin − VR − VF − VR = 0
Vin − VF Vin − 0.7
VR = =
2 2

Diode will conduct only when Vin ≥ 0.7 V. Therefore, during the peak of the positive
half-cycle
Vin,max − 0.7 V
Vout,max = VR + 0.7 V = + 0.7 V
2
25 V − 0.7 V
= + 0.7 V
2
Vout,max = 12.85 V

During the negative half cycle of the input, the diode will not conduct and acts as an
open circuit. Therefore, no current will flow through the circuit and output voltage
will follow the input voltage, i.e., vout = vin .
The output voltage of the circuit in Figure 14(a) for the input voltage in Figure 14(b)
is shown in Figure 15.

Figure 15: Output voltage of the circuit in Figure 14(a) for the input voltage of
Figure 14(b).

Problem 18 continued on next page. . . 17

ELTR 270 SAIT, MSE, ENT WINTER 2023

(c) During the positive half cycle of the input, the diode will be forward biased. Since
VR1 = VR2 , assuming VR1 = VR2 = VR and Applying KVL, we can write

Vin − VR − VF − VR = 0
Vin − VF Vin − 0.7
VR = =
2 2

During the peak of the positive half-cycle

Vin − 0.7 V
Vout = VR + 0.7 V = + 0.7 V
2
12 V − 0.7 V
= + 0.7 V
2
Vout = 6.35 V

During the negative half cycle of the input, the diode will not conduct and acts as an
open circuit. Therefore, no current will flow through the circuit and output voltage
will follow the input voltage, i.e., vout = vin .
The output voltage of the circuit in Figure 14(a) for the input voltage in Figure 14(c)
is shown in Figure 16.

Figure 16: Output voltage of the circuit in Figure 14(a) for the input voltage of
Figure 14(c).

(d) During the positive half cycle of the input, the diode will be forward biased. Since
VR1 = VR2 , assuming VR1 = VR2 = VR and Applying KVL, we can write

Vin − VR − VF − VR = 0
Vin − VF Vin − 0.7
VR = =
2 2

Problem 18 continued on next page. . . 18

ELTR 270 SAIT, MSE, ENT WINTER 2023

During the peak of the positive half-cycle

Vin − 0.7 V
Vout,max = VR + 0.7 V = + 0.7 V
2
5 V − 0.7 V
= + 0.7 V
2
Vout,max = 2.85 V

During the negative half cycle of the input, the diode will not conduct and acts as an
open circuit. Therefore, no current will flow through the circuit and output voltage
will follow the input voltage, i.e., vout = vin .
The output voltage of the circuit in Figure 14(a) for the input voltage in Figure 14(d)
is shown in Figure 17.

Figure 17: Output voltage of the circuit in Figure 14(a) for the input voltage of
Figure 14(d).

Problem 19
Determine the output voltage waveform for each circuit in Figure 18.

Solution

(a) During the positive half-cycle of the input, diode is reverse biased and acts as an open
circuit. As a result, no current flows through the circuit, i.e., IR = 0. Therefore,
Vout = VR = IR R = 0 V

During the negative half-cycle of the input, diode is forward biased. Applying KVL in
the counter-clockwise direction, we can write
VR − VF + Vin = 0

VR = −Vin + VF

Vout = VR = −Vin + 0.7 V

Problem 19 continued on next page. . . 19

ELTR 270 SAIT, MSE, ENT WINTER 2023

Figure 18: Diode clipper circuits of Problem 19.

Therefore, during the negative half cycle of the input, output is a negative ac voltage
with a dc voltage of 0.7 V added it. When −Vin = −10 V

Vout = −10 V + 0.7 V = −9.3 V

The output waveform is shown in Figure 19(a).

(b) During the positive half-cycle of the input, diode is forward biased. Applying KVL in
the clockwise direction, we can write

Vin − VF − VR = 0

VR = Vin − VF

Vout = VR = Vin − 0.7 V

Therefore, during the positive half cycle of the input, output is a positive ac voltage
with a dc voltage of −0.7 V added to it. When Vin = 10 V

Vout = 10 V − 0.7 V = 9.3 V

During the negative half-cycle of the input, diode is reverse biased and acts as an open
circuit. As a result, no current flows through the circuit, i.e., IR = 0. Therefore,

Vout = VR = IR R = 0 V

The output waveform is shown in Figure 19(b).

Problem 19 continued on next page. . . 20

ELTR 270 SAIT, MSE, ENT WINTER 2023

(c) During the positive half-cycle of the input, diode is reverse biased and acts as an open
circuit. As a result, no current flows through the circuit, i.e., IR = 0. Therefore,

Vout = VR = IR R = 0 V

During the negative half-cycle of the input, diode is forward biased. Applying KVL in
the counter-clockwise direction, we can write

VR − VF + 3 V + Vin = 0

VR = −Vin − 3 V + 0.7 V

Vout = VR = −Vin − 2.3 V

Therefore, during the negative half cycle of the input, output is a negative ac voltage
with a dc voltage of −2.3 V added it. When −Vin = −10 V

Vout = −10 V − 2.3 V = −12.3 V

The output waveform is shown in Figure 19(c).

(d) During the positive half-cycle of the input, diode is forward biased. Applying KVL in
the clockwise direction, we can write

Vin − 3 V − VF − VR = 0

VR = Vin − 3 V − 0.7 V

Vout = VR = Vin − 3.7 V

Therefore, during the positive half cycle of the input, output is a positive ac voltage
with a dc voltage of −3.7 V added to it. When Vin = 10 V

Vout = 10 V − 3.7 V = 6.3 V

During the negative half-cycle of the input, diode is reverse biased and acts as an open
circuit. As a result, no current flows through the circuit, i.e., IR = 0. Therefore,

Vout = VR = IR R = 0 V

The output waveform is shown in Figure 19(d).

(e) During the positive half-cycle of the input, diode is reverse biased and acts as an open
circuit. As a result, no current flows through the circuit, i.e., IR = 0. Therefore,

Vout = VR = IR R = 0 V

Problem 19 continued on next page. . . 21

ELTR 270 SAIT, MSE, ENT WINTER 2023

During the negative half-cycle of the input, diode is forward biased. Applying KVL in
the counter-clockwise direction, we can write

VR − VF − 3 V + Vin = 0

VR = −Vin + 3 V + 0.7 V

Vout = VR = −Vin + 3.7 V

Therefore, during the negative half cycle of the input, output is a negative ac voltage
with a dc voltage of 3.7 V added it. When −Vin = −10 V

Vout = −10 V + 3.7 V = −6.3 V

The output waveform is shown in Figure 19(e).

(f) During the positive half-cycle of the input, diode is forward biased. Applying KVL in
the clockwise direction, we can write

Vin + 3 V − VF − VR = 0

VR = Vin + 3 V − 0.7 V

Vout = VR = Vin + 2.3 V

Therefore, during the positive half cycle of the input, output is a positive ac voltage
with a dc voltage of 2.3 V added to it. When Vin = 10 V

Vout = 10 V + 2.3 V = 12.3 V

During the negative half-cycle of the input, diode is reverse biased and acts as an open
circuit. As a result, no current flows through the circuit, i.e., IR = 0. Therefore,

Vout = VR = IR R = 0 V

The output waveform is shown in Figure 19(f).

Problem 20
Determine the RL voltage waveform for each circuit in Figure 20.

Solution

Problem 20 continued on next page. . . 22

ELTR 270 SAIT, MSE, ENT WINTER 2023

Figure 19: Output waveforms of the circuits in Figure 18.

Figure 20: Diode clipper circuits of Problem 20.

Problem 20 continued on next page. . . 23

ELTR 270 SAIT, MSE, ENT WINTER 2023

(a) During the positive half-cycle of the input, when 0.7 V ≤ Vin ≤ 10 V, diode will be
forward biased and act as a dc voltage source of 0.7 V in parallel with VRL . As a
result,

VRL = VF = 0.7 V

Portions of this output is shown in blue in Figure 21(a).

During the positive half cycle of the input, when 0 V ≤ Vin < 0.7 V, diode is reverse
biased and acts as an open circuit. As a result, the source current Is will flow through
R1 and RL . Since R1 = RL = 1 kΩ,

VRL = 0.5Vin

Portions of this output is shown in red in Figure 21(a).

During the negative half cycle of the input, when −10 V ≤ Vin ≤ 0, the diode is reverse
biased and acts as an open circuit. As a result, the source current Is will flow through
R1 and RL . Since R1 = RL = 1 kΩ,

VRL = 0.5Vin

VRL ,min = 0.5Vin,min = 0.5(−5 V) = −2.5 V

VRL ,max = 0.5Vin,max = 0.5(0 V) = 0 V

In other words, during the negative half cycle of the input, the output voltage will
follow the input voltage except that the amplitude of the output voltage would be
halved. Portions of this output is shown in green in Figure 21(a).

(b) In Figure 21(b), during the positive half-cycle of the input, when 3 V < Vin ≤ 10 V,
diode is forward biased and acts as a dc voltage source of 0.7 V in series with 3 V
source. As a result,

VRL = VF + 3 V = 3.7 V

Portions of this output is shown in blue in Figure 21(b).

During the positive half cycle of the input, when 0 V ≤ Vin < 3 V, diode is reverse
biased and acts as an open circuit. As a result, the source current Is will flow through
R1 and RL . Since R1 = RL = 1 kΩ,

VRL = 0.5Vin

Portions of this output is shown in red in Figure 21(b).

Problem 20 continued on next page. . . 24

ELTR 270 SAIT, MSE, ENT WINTER 2023

During the negative half cycle of the input, when −10 V ≤ Vin ≤ 0, the diode is reverse
biased and acts as an open circuit. As a result, the source current Is will flow through
R1 and RL . Since R1 << RL , VR1 will be insignificant and can be ignored.

VRL = Vin

VRL ,min = Vin,min = −10 V

VRL ,max = Vin,max = 0 V

In other words, during the negative half cycle of the input, the output voltage will
follow the input voltage. Portions of this output is shown in green in Figure 21(b).

(c) In Figure 21(c), during the positive half-cycle of the input, both Vin and −50 V source
will drive the diode in reverse bias mode. In this case, the diode will act as an open
circuit and the whole branch of the circuit consisting of the diode and -5 V source in
series can be removed from the circuit. As a result, R1 and R2 will act as a voltage
divider.
RL 680 Ω
VRL = Vin = Vin = 0.87Vin
R1 + RL 100 Ω + 680 Ω
VRL ,min = 0.87Vin,min = (0.87)(0 V) = 0 V

VRL ,max = 0.87Vin,max = (0.87)(200 V) = 174 V

In other words, during the positive half cycle of Vin , the shape of the output waveform
will be the same as the input waveform except its amplitude will be attenuated by a
factor of 0.87. Portions of this output is shown in blue in Figure 21(c).

During the negative half cycle of the input, when −50 V ≤ Vin ≤ 0, the diode is reverse
biased. In this case, the diode will act as an open circuit and the whole branch of
the circuit consisting of the diode and -50 V source in series can be removed from the
circuit. As a result, R1 and R2 will act as a voltage divider. In this region, vout will
follow vin except its magnitude will be attenuated by a factor of R1R+RL
L
= 0.87. This
output voltage is shown in red in Figure 21(c).
During the negative half cycle of the input, when −200 V ≤ vin < −50 V, the diode is
forward biased. In this case, the diode acts as a dc voltage source of −0.7 V in series
with the dc bias −50 V. Therefore,

Vout = −50 V − 0.7 V = −50.7 V

Portions of this output is shown in green in Figure 21(c).

25
ELTR 270 SAIT, MSE, ENT WINTER 2023

Figure 21: Output waveforms of the clipper circuits of Problem 20.

Problem 21
Draw the output voltage waveform for each circuit in Figure 22.

Figure 22: Diode clipper circuits of Problem 21.

Solution

(a) During the positive half cycle of Vin when 0.7 V < Vin ≤ 30 V diode D2 is forward
biased and diode D1 is reverse biased. Therefore, diode D1 can be removed from the
circuit and the output across D2 .

Vout = VD2 = 0.7 V

Portions of this output are shown in blue in Figure 23(a).

Problem 21 continued on next page. . . 26

ELTR 270 SAIT, MSE, ENT WINTER 2023

During the positive half cycle of Vin when 0 V ≤ Vin ≤ 0.7 V, both diodes D1 and D2
are reverse biased. As a result, no current will flow through the circuit and Vout will
follow Vin . Portions of this output are shown in red in Figure 23(a).
During the negative half cycle of Vin when −30 V ≤ Vin < −0.7 V diode D1 is forward
biased and diode D2 is reverse biased. Therefore, diode D2 can be removed from the
circuit and the output is across D1 .

Vout = VD1 = −0.7 V

Portions of this output are shown in green in Figure 23(a).

During the negative half cycle of Vin when −0.7 V ≤ Vin ≤ 0 V, both diodes D1 and
D2 are reverse biased. As a result, no current will flow through the circuit and Vout
will follow Vin . Portions of this output are shown in purple in Figure 23(a).

(b) During the positive half cycle of Vin when 0.7 V < Vin ≤ 30 V diode D1 is forward
biased and diode D2 is reverse biased. Therefore, diode D2 can be removed from the
circuit and the output across D1 .

Vout = VD1 = 0.7 V

Portions of this output are shown in blue in Figure 23(b).

During the positive half cycle of Vin when 0 V ≤ Vin ≤ 0.7 V, both diodes D1 and D2
are reverse biased. As a result, no current will flow through the circuit and Vout will
follow Vin . Portions of this output are shown in red in Figure 23(b).
During the negative half cycle of vin when −30 V ≤ Vin < −0.7 V diode D2 is forward
biased and diode D1 is reverse biased. Therefore, diode D1 can be removed from the
circuit and the output is across D2 .

Vout = VD2 = −0.7 V

Portions of this output are shown in green in Figure 23(b).

During the negative half cycle of Vin when −0.7 V ≤ Vin ≤ 0 V, both diodes D1 and
D2 are reverse biased. As a result, no current will flow through the circuit and Vout
will follow Vin . Portions of this output are shown in purple in Figure 23(b).

Problem 22
Determine the peak forward current through each diode in Figure 22.

Solution

Problem 22 continued on next page. . . 27

ELTR 270 SAIT, MSE, ENT WINTER 2023

Figure 23: Output waveforms of the diode clipper circuits of Problem 21.

(a) During the positive half cycle of Vin when 0.7 V < Vin ≤ 30 V diode D2 is forward
biased and diode D1 is reverse biased. Therefore, diode D1 can be removed from the
circuit and the peak current will flow through R and D2 when Vin = Vin,p = 30 V. For
this case, applying KVL in clockwise direction, we can write

Vin − VR − VD2 = 0

Vin − Ip R − VD2 = 0
Vin − VD2 30 V − 0.7 V
Ip = = = 13.3 mA
R 2.2 kΩ

(b) During the positive half cycle of Vin when 0.7 V < Vin ≤ 30 V diode D1 is forward
biased and diode D2 is reverse biased. Therefore, diode D2 can be removed from the
circuit and the peak current will flow through R and D1 when Vin = Vin,p = 30 V. For
this case, applying KVL in clockwise direction, we can write

Vin − VR − VD1 = 0

Vin − Ip R − VD1 = 0
Vin − VD1 30 V − 0.7 V
Ip = = = 13.3 mA
R 2.2 kΩ

Problem 23
Determine the peak forward current through each diode in Figure 24.

Solution

(a) In the circuit in Figure 24(a), the peak forward current IF, p will flow through the diode

Problem 23 continued on next page. . . 28

ELTR 270 SAIT, MSE, ENT WINTER 2023

Figure 24: Diode clipper circuits of Problem 23.

when the diode is forward biased, i.e. VF = 0.7 V and Vin = 30 V. In this case,

VR = Vin − Vout

IF, p R = Vin − (VF + VBIAS )

Vin V − (VF + VBIAS )
IF, p =
R
30 V − (0.7 V + 12 V)
IF, p = = 7.86 mA
2.2 kΩ

(b) In the circuit in Figure 24(b), the peak forward current IF, p will flow through the diode
when the diode is forward biased, i.e. VF = 0.7 V and Vin = 30 V. In this case,

VR = Vin − Vout

IF, p R = Vin − (VBIAS − VF )

Vin − (VBIAS − VF )
IF, p =
R
30 V − 12 V + 0.7 V)
IF, p = = 8.5 mA
2.2 kΩ

(c) In the circuit in Figure 24(c), the peak forward current IF, p will flow through the diode

Problem 23 continued on next page. . . 29

ELTR 270 SAIT, MSE, ENT WINTER 2023

when the diode is forward biased, i.e. VF = 0.7 V and Vin = 30 V. In this case,

VR = Vin − Vout

IF, p R = Vin − (−VBIAS + VF )

Vin + VBIAS − VF
IF, p =
R
30 V + 12 V − 0.7 V
IF, p = = 18.8 mA
2.2 kΩ

(d) In the circuit in Figure 24(d), the peak forward current IF, p will flow through the diode
when the diode is forward biased, i.e. VF = 0.7 V and Vin = 30 V. In this case,

VR = Vin − Vout

IF, p R = Vin − (−VBIAS − VF )

Vin + VBIAS + VF
IF, p =
R
30 V + 12 V + 0.7 V
IF, p = = 19.4 mA
2.2 kΩ

Problem 24
Determine the output voltage waveform for each circuit in Figure 24.

Solution

(a) During the positive half cycle of the input, the diode is forward biased when 12 V <
Vin ≤ 30 V. In this case, the output of the circuit in Figure 24(a) is given by

Vout = VBIAS + VF = 12 V + 0.7 V = 12.7 V

Portions of this output is shown in blue in Figure 25(a).

During the positive half cycle of the input, the diode is reverse biased when 0 V ≤
Vin ≤ 12 V. In this case, the diode acts as an open circuit and the branch of the
circuit consisting of the diode and the dc bias can be removed from the circuit. As a
result, no current will flow through the circuit and Vout will be the same as Vin , i.e.,
0 V ≤ Vout ≤ 12 V. Portions of this output is shown in red in Figure 25(a).

Problem 24 continued on next page. . . 30

ELTR 270 SAIT, MSE, ENT WINTER 2023

During the negative half cycle of the ac input Vin both Vin and the 12 V dc bias drive
the diode in reverse bias mode. In this case, the diode acts as an open circuit and
the branch of the circuit consisting of the diode and the dc bias can be removed from
the circuit. As a result, no current will flow through the circuit and Vout will be the
same as Vin , i.e., −30 V ≤ Vout ≤ 0 V. Portions of this output is shown in green in
Figure 25(a).

(b) During the positive half cycle of the input, the diode is forward biased when 0 V ≤
Vin < 12 V. In this case, the output of the circuit in Figure 24(a) is given by

Vout = VBIAS − VF = 12 V − 0.7 V = 11.3 V

Portions of this output is shown in blue in Figure 25(b).

During the positive half cycle of the input, the diode is reverse biased when 11.3 V <
Vin ≤ 30 V. In this case, the diode acts as an open circuit and the branch of the
circuit consisting of the diode and the dc bias can be removed from the circuit. As a
result, no current will flow through the circuit and Vout will be the same as Vin , i.e.,
11.3 V ≤ Vout ≤ 30 V. Portions of this output is shown in red in Figure 25(b).

During the negative half cycle of the input, both Vin and 12 V dc bias voltage will
drive the diode in forward bias mode and the output of the circuit in Figure 24(a) is
given by

Vout = VBIAS − VF = 12 V − 0.7 V = 11.3 V

Portions of this output is shown in green in Figure 25(b).

(c) During the positive half cycle of the input, both Vin and 12 V dc bias will drive the
diode into forward bias mode. In this case, the output of the circuit in Figure 24(c) is
given by

Vout = −VBIAS + VF = −12 V + 0.7 V = −11.3 V

Portions of this output is shown in blue in Figure 25(c).

During the negative half cycle of the input, the diode is reverse biased when −30 V ≤
Vin < −12 V. In this case, the diode acts as an open circuit and the branch of the
circuit consisting of the diode and the dc bias can be removed from the circuit. As a
result, no current will flow through the circuit and Vout will be the same as Vin , i.e.,
−30 V ≤ Vout < −12 V. Portions of this output is shown in red in Figure 25(c).

Problem 24 continued on next page. . . 31

ELTR 270 SAIT, MSE, ENT WINTER 2023

During the negative half cycle of the input, when −12 V < Vin ≤ 0 V, the diode will be
forward biased and the output of the circuit in Figure 24(c) is given by

Vout = −VBIAS + VF = −12 V + 0.7 V = −11.3 V

Portions of this output is shown in green in Figure 25(c).

(d) During the positive half cycle of the input, both Vin and 12 V dc bias will drive the
diode in reverse bias mode. In this case, the diode acts as an open circuit and the
branch of the circuit consisting of the diode and the dc bias can be removed from the
circuit. As a result, no current will flow through the circuit and Vout will be the same as
Vin , i.e., 0 V ≤ Vout ≤ 30 V. Portions of this output is shown in green in Figure 25(d).

During the negative half cycle of the input, the diode is reverse biased when −12 V <
Vin ≤ 0 V. In this case, the diode acts as an open circuit and the branch of the
circuit consisting of the diode and the dc bias can be removed from the circuit. As a
result, no current will flow through the circuit and Vout will be the same as Vin , i.e.,
−12 V < Vout ≤ 0 V. Portions of this output is shown in red in Figure 25(d).

During the negative half cycle of the input, the diode is forward biased when Vin <
−12 V. In this case, the output voltage is given by

Vout = −VBIAS − VF = −12 V − 0.7 V = −12.7 V

Portions of this output is shown in blue in Figure 25(d).

32
ELTR 270 SAIT, MSE, ENT WINTER 2023

Figure 25: Output waveforms of the diode clipper circuits in Figure 24.

33