Qtes 2
Qtes 2
IN
7649
C20-EE–505
*
7649
BOARD DIPLOMA EXAMINATION (Inst.), (C-20) JULY—
2023
DEEE – FIFTH SEMESTER EXAMINATION
DIGITAL ELECTRONICS AND MICROCONTROLLERS
Time : 3 hours ] [ Total Marks : 80
PART—A 3×10=30
PART—B 8×5=40
*
Instructions : (1) Answer all questions.
(2) Each question carries eight marks.
(3) Answers should be comprehensive and criterion for
valuation is the content but not the length of the answer.
11. (a) Realize AND, OR, NOT operations using NAND gates only.
(OR)
(b) Draw and explain the operation of standard TTL NAND gate with
totem pole output.
12. (a) Explain the working a 4-bit parallel adder with a diagram.
(OR)
13. (a) Explain with circuit diagram the working of JK master-slave flip-flop.
(OR)
(b) Draw and explain the working 4-bit bi-directional shift register.
14. (a) Draw the pin diagram of 8051 microcontroller and specify the
purpose of each pin.
(OR)
(OR)
*
(b) Write an assembly language program to find the biggest number in
an array of numbers.
*
/7649 2 [ Contd...
WWW.COMPETITORSACADEMY.IN
PART—C 10×1=10
*
Instructions : (1) Answer the following question.
(2) The question carries ten marks.
(3) Answer should be comprehensive and the criterion for
valuation is the content but not the length of the answer.
16. Design a combinational logic circuit with three inputs such that the
output is at logic 1 when more than one input are at logic 1 with the
help of truth table and Boolean expression.
*
*
/7649 3 AA23(013)-PDF