Scribd
Upload
16 views20 pages

Modul-4-Sistem Mikroprosesor

The document provides a detailed overview of the 8085 microprocessor, including its pin descriptions, signal groups, and registers. It covers memory management, interrupt handling, DMA signals, and the instruction set, along with various addressing modes. Key components such as the accumulator, flag register, and general registers are also explained in the context of their functions and operations.

Uploaded by

ditajulianty490
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
16 views20 pages

Modul-4-Sistem Mikroprosesor

The document provides a detailed overview of the 8085 microprocessor, including its pin descriptions, signal groups, and registers. It covers memory management, interrupt handling, DMA signals, and the instruction set, along with various addressing modes. Key components such as the accumulator, flag register, and general registers are also explained in the context of their functions and operations.

Uploaded by

ditajulianty490
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
You are on page 1/ 20

SISTEM

MIKROPROSESOR-3

OLEH :
Ir. BUDI HARIANTO
POLITEKNIK NEGERI MEDAN
8085 Pin description
PIN DIAGRAM 8085
SIGNAL GROUPS OF 8085
REGISTER MIKROPROSESOR 8085
Memory
Memory (Lanjutan)
INTERRUPTS
INTERRUPTS (Lanjutan)
INTERRUPTS (Lanjutan)
RESET SIGNALS
RESET SIGNALS (Lanjutan)
Serial communication Signal

 SID - Serial Input Data Line: The data on this


line is loaded into accumulator bit 7 whenever
a RIM instruction is executed.

 SOD – Serial Output Data Line: The SIM


instruction loads the value of bit 7 of the
accumulator into SOD latch if bit 6 (SOE) of the
accumulator is 1.
DMA Signals

 HOLD: Indicates that another master is requesting the use of the


address and data buses. The CPU, upon receiving the hold
request, will relinquish the use of the bus as soon as the
completion of the current bus transfer.

 Internal processing can continue. The processor can regain the


bus only after the HOLD is removed.

 When the HOLD is acknowledged, the Address, Data RD, WR and


IO/M lines are 3-stated.

 HLDA: Hold Acknowledge: Indicates that the CPU has received


the HOLD request and that it will relinquish the bus in the next
clock cycle.
DMA SIGNALS
 HLDA goes low after the Hold request is removed. The CPU takes the
bus one half-clock cycle after HLDA goes low.

 READY: This signal Synchronizes the fast CPU and the slow
memory, peripherals.

 If READY is high during a read or write cycle, it indicates that the


memory or peripheral is ready to send or receive data.

 If READY is low, the CPU will wait an integral number of clock cycle for
READY to go high before completing the read or write cycle.

 READY must conform to specified setup and hold times.


Registers
 Accumulator or A register is an 8-bit register used for arithmetic, logic,
I/O and load/store operations.

 Flag Register has five 1-bit flags.

 Sign - set if the most significant bit of the result is set.

 Zero - set if the result is zero.

 Auxiliary carry - set if there was a carry out from bit 3 to bit 4 of the
result.

 Parity - set if the parity (the number of set bits in the result) is even.

 Carry - set if there was a carry during addition, or borrow during


subtraction/comparison/rotation.
General Registers

 8-bit B and 8-bit C registers can be used as one 16-bit BC register pair. When
used as a pair the C register contains low-order byte. Some instructions may use
BC register as a data pointer.

 8-bit D and 8-bit E registers can be used as one 16-bit DE register pair. When
used as a pair the E register contains low-order byte. Some instructions may use
DE register as a data pointer.

 8-bit H and 8-bit L registers can be used as one 16-bit HL register pair. When
used as a pair the L register contains low-order byte. HL register usually contains
a data pointer used to reference memory addresses.

 Stack pointer is a 16 bit register. This register is always


decremented/incremented by 2 during push and pop.

 Program counter is a 16-bit register.


Instruction Set

8085 instruction set consists of the following instructions:

 Data moving instructions.


 Arithmetic - add, subtract, increment and decrement.
 Logic - AND, OR, XOR and rotate.
 Control transfer - conditional, unconditional, call
subroutine, return from subroutine and restarts.
 Input/Output instructions.
 Other - setting/clearing flag bits, enabling/disabling
interrupts, stack operations, etc.
Addressing mode

 Register - references the data in a register or


in a register pair.
 Register indirect - instruction specifies
register pair containing address, where the
data is located.
 Direct, Immediate - 8 or 16-bit data.

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy