Abstract
Ever since the invention of integrated circuits, there has been a continuous demand for high-performance, low-power, and low-area/low-cost diversified applications from a variety of consumers. This demand has been pushing the fabrication process beyond ultra-deep, sub-micron technologies such as, 32, 22, 14 nm, and so on. In this chapter, various technological aspects for low-power applications are reviewed in detail, along with the evolution of new technology, bearing in mind the PPA (power, performance, and area). Some basic reviews of components of power consumption in CMOS are also given.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Sze SM Physics of semiconductor devices, 3rd edn. Wiley India publications
Moore GE (1965) Cramming more components on integrated circuits. Electronics 38(8):19
Haron NZ, Hamdioui S, Why is CMOS scaling coming to an end? http://ce-publications.et.tudelft.nl/publications/510_why_is_cmos_scaling_coming_to_an_end.pdf
Kim K, Agrawal VD (2011) Ultra low energy CMOS using below-threshold dual-voltage supply. J Low Power Electron 7:1–11
Chen J et al (1987) Sub-break down leakage current in MOSFETS. IEEE Electron Device Lett EDL-8:515
Pandey SM, Kumar NR, Sankar GK, Pal DK, Roy JN (1999) Optimization of dual poly gate low voltage CMOS process. Proceedings of the Tenth International Work shop on the Physics of Semiconductor Devices,Vol part2, pp 871–874 ISSN: 0277786X, ISBN: 9780819436016 [0819436011]
Sallase JM (2000) Improved analytical modeling of polysilicon depletion in MOSFETS for circuit simulation. Solid-State Electron 44:905–912
Bhat KN, Silicon on insulator (SOI) devices. Lecture notes. http://ece.iisc.ernet.in/~navakant/nano/2007/Lecture23.pdf
Singh RK, Saxena A, Rastogi M (2011) Silicon on insulator technology review. Int J Eng Sci Emerg Tech 1(1):1–16 ©IJESET. ISSN: 2231-6604
Crisoloveanu S (2000) Architecture of SOI transistors: what’s next? In: 2000 IEEE international SOI conference, pp 1–2
Sakurai T, Matsuzawa A, Douseki T (2006) Fully-depleted SOI CMOS circuits and technology for ultralow-power applications. Springer, New Jersey
Liu T-JK (2012) FinFET history, fundamentals and future. In: 2012 symposium on VLSI technology short course
Hu C, FinFET and other new transistor technologies. Lecture notes. http://microlab.berkeley.edu/text/seminars/slides/2011-8_FinFET_and_the_Concept_Behind_It.pdf
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Ravi Kumar, N. (2018). A Review of Low-Power VLSI Technology Developments. In: Saini, H., Singh, R., Reddy, K. (eds) Innovations in Electronics and Communication Engineering . Lecture Notes in Networks and Systems, vol 7. Springer, Singapore. https://doi.org/10.1007/978-981-10-3812-9_2
Download citation
DOI: https://doi.org/10.1007/978-981-10-3812-9_2
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-3811-2
Online ISBN: 978-981-10-3812-9
eBook Packages: EngineeringEngineering (R0)