0% found this document useful (0 votes)
98 views2 pages

Sep14 Unlocked

This document provides information and questions for a term end examination on the topic of advanced processors and their applications. It includes 4 sections with multiple choice and descriptive questions. Section 1 asks about the RISC architecture rules implemented in ARM cores, additional ARM instruction set features, and memory remapping. Section 2 asks about ARM core components, banked registers, the Q and V flags, and vector instructions. Section 3 asks about pipelining with an ARM program, exceptions and vector addresses. Section 4 provides two optional questions - one involving an ARM microcontroller LED program and the other involving PowerPC exceptions, returning from interrupts, and interrupt procedure steps. Section 5 asks about PowerPC registers, control instructions, and instruction set architecture.

Uploaded by

Ranjith M Kumar
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
98 views2 pages

Sep14 Unlocked

This document provides information and questions for a term end examination on the topic of advanced processors and their applications. It includes 4 sections with multiple choice and descriptive questions. Section 1 asks about the RISC architecture rules implemented in ARM cores, additional ARM instruction set features, and memory remapping. Section 2 asks about ARM core components, banked registers, the Q and V flags, and vector instructions. Section 3 asks about pipelining with an ARM program, exceptions and vector addresses. Section 4 provides two optional questions - one involving an ARM microcontroller LED program and the other involving PowerPC exceptions, returning from interrupts, and interrupt procedure steps. Section 5 asks about PowerPC registers, control instructions, and instruction set architecture.

Uploaded by

Ranjith M Kumar
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

Term End Examination - Sep 2014

Course

: ECE606

Class NBR

: 1013

Time

: Three Hours

- Advanced Processors and its applications

Slot : G1+TG1

Max.Marks:100
Answer ALL Questions

1.a) The ARM core uses RISC architecture. RISC is a design philosophy aimed at delivering

[8]

simple but powerful instructions that execute within a single cycle at a high clock speed.
The RISC philosophy is implemented with four major design rules. Explain those four
rules.
b) The ARM instruction set differs from the pure RISC definition in several ways by

[8]

having additional features that make the ARM instruction set suitable for embedded
applications. Explain those additional features have made the ARM processor one of the
most commonly used 32-bit embedded processor cores.
c) It is common for ARM-based embedded systems to provide for memory remapping

[4]

because it allows the system to start the initialization code from ROM at power-up.
Below shown is a memory organization. Do the reorganization as per the ARM
Requirement.

2.a) With neat diagram explain the abstract components that make up an ARM core.

[5]

b) With neat diagram explain the banked register concept in ARM and also discuss how

[8]

Fast interrupt request mode is faster than other modes with respect to banked register
concept.
c) Explain the Q and V flag present in CPSR of ARM.

[4]
Page 1 of 2

d) Name the Instructions usually present in the vector locations of ARM.

[3]

3.a) Explain the pipeline concept with an ARM Assembly Program.

[8]

b) Discuss on the various exceptions and its vector addresses.

[8]

c) The link register (LR) is set to a specific address based on the currentpc. Listout the

[4]

useful addresses based on LR for the different exceptions.


4.a) i) Sixteen LEDs are connected between P0.16 and P0.31 of LPC214X ARM

[12]

microcontroller. A switch is connected to P1. 18pin. If the switch is open then LEDs
connected to ODD pin number [eg. P0.17, P0.19, P0.21 ] of PORT0 have to perform
Ring counter continously. If the switch is closed then LEDs connected to EVEN pin
number [eg P0.16, P0.18, P0.20 ] of PORT0 have to perform Johnson counter
continously. Write a C program for the above application considering

the above

application is going to implement using LPC 214X ARM microcontroller.


ii) Write an ARM assembly program to read 16 bytes of data from memory starting at

[8]

0x80000000. Find the sum and average of the words that read from the memory location
starting at 0x80000000. Store the sum result in memory location starting at 0x90000000
if carry present reflect it at 0x90000004. Store the average value at 0x90000008
OR
4.b) i) Name the various Exception type available in POWER PC.

[8]

ii) with an example of ARM assembly program instructions, show any three ways of

[9]

returning from IRQ or FIQ exception handler.


iii) what are the steps or procedure the ARM will do when an IRQ or FIQ exception

[3]

occurs?
5.a) Explain PowerPC Registers and Programming Model.

[6]

b) Discuss on the Processor Control Instructions of Power PC.

[6]

c) Discuss on the User Instruction set Architecture programming model.

[8]

Page 2 of 2

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy