Scribd
Upload
90 views2 pages

Scan Insertion Lab Observations

1) The document describes observations from a scan insertion lab experiment. The original design had no ATPG model for a flip flop, which was resolved by modifying the ATPG library. 2) There is one clock domain, no resets, and the design was inserted with two scan chains of 7 flops each with no clock mixing in a top-down approach. 3) 14 flops were made scannable with no non-scan or lockup flops added, and no DRC violations occurred.

Uploaded by

senthilkumar
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
90 views2 pages

Scan Insertion Lab Observations

1) The document describes observations from a scan insertion lab experiment. The original design had no ATPG model for a flip flop, which was resolved by modifying the ATPG library. 2) There is one clock domain, no resets, and the design was inserted with two scan chains of 7 flops each with no clock mixing in a top-down approach. 3) 14 flops were made scannable with no non-scan or lockup flops added, and no DRC violations occurred.

Uploaded by

senthilkumar
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

VLSIGURU DFT TRAINING SCAN INSERTION LAB OBSERVATIONS

SCAN INSERTION LAB OBSERVATIONS


Test Case 7: -

Problem Definition: - Design has no ATPG model for a Flip flop used in the netlist,

later create the model and insert scan with 2 scan chains. Inputs: -

  Synthesis Netlist
  Library Model
 Dofile commands
Outputs: -

  Scan inserted Netlist


  ATPG Dofile
  ATPG Testproc
 Scan Def
What is issue?
Ans. Design has no ATPG model for a flip flop used in netlist.
How resolved?
Ans. Modified ATPG library file and create filp flops used in netlist.
Observations: -
1) Write block diagram with all DFT inputs?

Clk

Top Design:
Input Scan Channel EnReg_Buswidth_14_15 Output Scan channel

Scan_En

2) How many clock


domains? Clk

3) How many resets?


There is no Reset pin.

Vlsiguru Confidential 1
VLSIGURU DFT TRAINING SCAN INSERTION LAB OBSERVATIONS

4) Number of scan
chains
2 scan chains
Chain 1 :7
Chain 2 :7

5) Clock mixing or not clock mixing?


Not clock mixing

6) How many Lockup-latches are added during scan insertion?


No lockup latches are added during scan insertion.

7) Is it top-down or bottom up approach?


Top-down approach

8) How many terminal lockup latches are


added? zero

9) Number of scan flops and non-scan flops in the design?


14 scannable flops and 0 non scan

10) Chain length? 7 flop per chain

11) Number of DRC violations?


No DRC violation occur.

12) Log file: - please note your observations from the log file
Top module is EnReg_BusWidth_14_15
Number of shift registers =0
Number of new Pins inserted= 5 (scan_in1, scan_in2, scan_en, scan_out1, scan_out2)

Vlsiguru Confidential 2

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy