Lab 7 DLD
Lab 7 DLD
TITLE
Implementation/Design of Parity Generator & Checker.
OBJECTIVES
Introduction to parity generators.
Learn the uses of parity checkers & generators.
Implementation of parity checker & Generator.
COMPONENTS
Bread Board
Leads
Digital Trainer
LS 7486
INTRODUCTION
Even Parity Generator
A 3-bit message is to be transmitted with an even parity bit. Let the three inputs A, B and C are
applied to the circuits and output bit is the parity bit P. The total number of 1s must be even, to
generate the even parity bit P.
Odd Parity Generator
A 3-bit data is to be transmitted with an odd parity bit. The three inputs are A, B and C and P is
the output parity bit. The total number of bits must be odd in order to generate the odd parity
bit.
Even Parity Checker
A three input message along with even parity bit is generated at the transmitting end. These 4
bits are applied as input to the parity checker circuit which checks the possibility of error on the
data. Since the data is transmitted with even parity, four bits received at circuit must have an
even number of 1s.If any error occurs, the received message consists of odd number of 1s. The
output of the parity checker is denoted by PEC (parity error check)
Odd Parity Checker
A three bit message along with odd parity bit is transmitted at the transmitting end. Odd parity
checker circuit receives these 4 bits and checks whether any error are present in the data.If the
total number of 1s in the data is odd, then it indicates no error, whereas if the total number of
1s is even then it indicates the error since the data is transmitted with odd parity at transmitting
end.
PROCEDURE
First take ic’s, wire and design the circuit on the breadboard according to the Requirement.
First generate even and odd parity.
Then check the error of even and odd parity.
Then turn on and off the switches for the verification of gates.
RESULTS
Even Parity Generator
P = A ⊕ B Ex-NOR C
Even Parity Checker
Odd Parity Checker