Scribd
Upload
31 views3 pages

Assignment1 COA

The document is an assignment for the Computer Organization & Architecture course at Jaypee University of Information Technology, consisting of 16 questions related to digital computer architecture. It covers topics such as instruction size, addressable memory, and types of instructions supported by different systems. The assignment is due on August 16, 2024.

Uploaded by

Rajan Thakur
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
31 views3 pages

Assignment1 COA

The document is an assignment for the Computer Organization & Architecture course at Jaypee University of Information Technology, consisting of 16 questions related to digital computer architecture. It covers topics such as instruction size, addressable memory, and types of instructions supported by different systems. The assignment is due on August 16, 2024.

Uploaded by

Rajan Thakur
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

Jaypee University of Information Technology, Waknaghat

Department of Computer Science Engineering & IT


Computer Organization & Architecture (18B11CI514)
Assignment-1 (Fall-2024)

Note: Date of Submission: 16th August 2024.

Q1: Consider a digital computer which supports only three address instructions. If size of the
instruction is 36-bits and the size of each address is 10-bits, then minimum and maximum
number of instructions the computer can support?

Q2: Consider a digital computer which supports 16 2-address instructions. If size of each address
is 8-bits, then the size of instruction is bits?

Q3: In the previous question if the instructions are stored in memory in byte-aligned fashion then
space required in memory to store a program text of 200 instructions is bytes?

Q4: Consider a digital computer which supports 32 3-address instructions. Size of each
instruction is 38-bits. The system supports a word addressable memory, with word size of 32-
bits, then the maximum allowable size of the memory is Kbytes?

Q5: Consider a digital computer which supports maximum of 32KB word addressable memory
with word size of 32-bits. The computer supports 40 distinct instructions each of which has 4
fields:

 Opcode.

 Mode field to specify one of the 7 addressing modes.

 Register field to specify one of the 24 processor registers.

 Memory address field.

The size of the instruction is bits?

Q6: Consider a digital computer which supports 32-bits instructions has instruction set of size
18, with each instruction having four fields:

 Opcode.

 Mode field to specify one of the 10 addressing modes.

 Register field.

 Memory address field of 14-bits.


The maximum number of general purpose registers possible in the CPU is?

Q7: Consider a system which supports 2-address instructions. If system has 24-bits instructions
and 10-bis addresses then how many possible number of instructions are supported by this
system?

Q8: Consider a hypothetical processor with largest instruction length being 32-bits and total 16
registers R0 – R15. Processor Supports following instructions:

ADD Ri,Rj
SUB Ri,Rj
AND Ri,Rj
NOT Ri
MOV Ri,Rj
LOAD Address // Loads with register R0
STORE Address // Stores the content of R1
JUMP Address
JZ Address

The maximum number of address lines on this processor is ?

Q9: A system supports 1-address and 0-address instructions with the instruction size of 26-bits.
The system supports a byte addressable 128Kbytes memory. If there are 500 1-address
instructions then maximum how many 0-address instructions can be supported in the system?

Q10: What is the range of opcodes for 1-address and 0-address instructions in above question?

Q11: Consider a system which supports 2-address and 1-address instructions both. System has
20-bits instructions and 7-bits addresses then what are the number of 1-address instructions
possible for the system?

Q12: If we use 3-bits in the instruction word to indicate if an index register is to be used and if
necessary, then which one is to be used, then the maximum number if index registers to be used
in the machine will be ?

Q13: Consider a system which supports 2-address instructions only. The system has 2m Kbytes
of memory. If there are ‘x’ distinct instructions supported by the system the size of the
instruction is?

Q14: Consider a system with 32-bit instructions and 12-bit addresses. If there are 254 2-address
instructions then maximum how many 1-address instructions can be formulated in the system.
Suppose the same system has 8000 1-address instructions then maximum how many 0-address
instructions can be formulated?

Q15: Consider a system which supports 2-address, 1-address and 0-address instructions. The
system has ‘i’ bits instructions and ‘a’ bits addresses. If there are ‘x’ 2-address instructions and
‘y’ 1-address instructions then find out the maximum number of 0-address instructions supported
by the system?

Q16: Consider a system which supports 2-address, 1-address and 0-address instructions. The
system has ‘a’ bits instructions and supports 2m bytes memory. If there are ‘t’ 2-address
instructions and ‘w’ 1-address and ‘z’ 0-address instructions then which of the following
expression is correct?

a) 2a = 2m t + w + z

b) 2a = 22m t + 2m w + z

c) 2a = 23m t + 22m w + 2m z

d) 2a = 2m t + 2m w - z

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy