Ch-05 (ICS I) - Computer Architecture
Ch-05 (ICS I) - Computer Architecture
11
Chapter 5
Computer Architecture
Contents
Computer Architecture
CPU
Memory Unit
Computer Bus
I/O Unit
CPU Registers
Instruction Set
Instruction Format
Fetch - Decode - Execute Cycle
Port
Operating System
Programming Languages
Language Translator
Von Neumann Design