Vlsi Design Lab Report 12
Vlsi Design Lab Report 12
VLSI DESIGN
LAB REPORT 12
Submitted By: Husn Ul Maab, Roll no: 170401013
170401013
Title: FSM
AIM :
To write verilog code for FSM Mealy and Moore Models
TOOL REQUIRED :
Verilog
INTRO:
Finite State Machines (FSM) are sequential circuit used in many digital systems to
control the behavior of systems and dataflow paths. Examples of FSM include
control units and sequencers. This lab introduces the concept of two types of
FSMs, Mealy and Moore, and the modeling styles to develop such machines.
Mealy Sequency Detector No overlap
Module
Test Bench
Waveform
Conclusion
The result was verified , as observed by the output, the output is 1 when 1101
sequence is detected with no overlap
Module
Test Bench
Waveform
Conclusion
The result was verified , as observed by the output, the output is 1 twice now , one
with the overlap detected.
Moore No Overlap
Module
TestBench
OUTPUT
Conclusion
The result was verified with the output as seen if sequence 1101 is detected, output becomes 1 , with
no overlap.
Moore Overlap
Module
TestBench
OUTPUT
Conclusion
The result was verified with the output as seen if sequence 1101 is detected, output becomes 1 , with
overlap this time.