IC Fabrication - 2
IC Fabrication - 2
The fabrication of CMOS can be done by following the below shown twenty steps, by
which CMOS can be obtained by integrating both the NMOS and PMOS transistors
on the same chip substrate. For integrating these NMOS and PMOS devices on the
same chip, special regions called as wells or tubs are required in which
semiconductor type and substrate type are opposite to each other.
Step1: Substrate
Step2: Oxidation
The oxidation process is done by using high-purity oxygen and hydrogen, which are
exposed in an oxidation furnace approximately at 1000 degree centigrade.
Step3: Photoresist
A part of the photoresist layer is removed by treating the wafer with the basic or
acidic solution.
The SiO2 oxidation layer is removed through the open area made by the removal of
photoresist using hydrofluoric acid.
The entire photoresist layer is stripped off, as shown in the below figure.
Chemical Vapor Deposition (CVD) process is used to deposit a very thin layer of gate
oxide.
Step11: Removing the layer barring a small area for the Gates
Except the two small regions required for forming the Gates of NMOS and PMOS,
the remaining layer is stripped off.
Next, an oxidation layer is formed on this layer with two small regions for the
formation of the gate terminals of NMOS and PMOS.
By using the masking process small gaps are made for the purpose of N-diffusion.
The n-type (n+) dopants are diffused or ion implanted, and the three n+ are formed
for the formation of the terminals of NMOS.
Step14: Oxide stripping
Step15: P-diffusion
Similar to the above N-diffusion process, the P-diffusion regions are diffused to form
the terminals of the PMOS.
A thick-field oxide is formed in all regions except the terminals of the PMOS and
NMOS.
Step17: Metallization
The terminals of the PMOS and NMOS are made from respective gaps.
Step20: Assigning the names of the terminals of the NMOS and PMOS
In this process, separate optimization of the n-type and p-type transistors will be
provided. The independent optimization of Vt, body effect and gain of the P-devices,
N-devices can be made possible with this process.
Different steps of the fabrication of the CMOS using the twintub process are as
follows:
Lightly doped n+ or p+ substrate is taken and, to protect the latch up, epitaxial
layer is used.
The high-purity controlled thickness of the layers of silicon are grown with
exact dopant concentrations.
The dopant and its concentration in Silicon are used to determine electrical
properties.
Formation of the tub
Thin oxide construction
Implantation of the source and drain
Cuts for making contacts
Metallization
By using the above steps we can fabricate CMOS using twintub process method.