Electronics (2) : Chapter (7) : Lecture
Electronics (2) : Chapter (7) : Lecture
__________________________________________________
FET Biasing:
IS = ID
Substituting IS = ID we have
VD = VDD – ID. RD
VS = -VSS + ID.RS
Graphical Approach:
Q – point → [ VGSQ & IDQ]
0 = VSS – ID.RS
Example (1): Determine the following for the common-gate configuration of
Fig:
Solution:
a) VGSQ
b) IDQ
Since the transfer curve of a JFET will cross the vertical axis at
IDSS the drain current for the network is set at that level.
When VGS = 0
ID = IDSS
= 20 V - 15 V
=5V
DEPLETION-TYPE MOSFETs:
There are similarities between the transfer curves of JFETs and
depletion-type MOSFETs in analysis DC.
The primary difference between the two is the depletion-type
MOSFETs allow operating points with positive VGS values and ID
levels beyond IDSS.
Solution:
a) For the transfer characteristics
ID = IDSS / 4, 6/4 =1.5 mA.
VGS = Vp/2, -3/2 = -1.5 mA.
We will be defined point at VGS = +1V.
The resulting curve representing Shockley’s equation appears in
Fig.
From Shockley’s Equation
( )
2
VGSQ
IDQ=IDSS . 1−
VGS ( cutoff )
( )
2
+1
IDQ=6 m A . 1−
−3
ID = 10.67 m A.
VGS = VG – ID. RS
When ID = 0m A
VGS = 1.5 V
When VGS = 0
ID = 2m A
The resulting bias line appears on Fig.
IDQ = 1.7 mA and VGSQ = - 4.3 V
b) VD = VDD – ID. RD
= 20 V - (1.7 mA) (6.2 k Ω)
= 9.46 V
Example (4): Determine the following for the network of Fig.
a. IDQ and VGSQ.
b. VD.
Solution:
mathematical approach:
a) VGSQ & IDQ
Step1: Apply KVL in gate to source circuit
-VGS – ID. RS = 0
VGS = - ID. RS
ID = - VGS / RS = - VGS / 2.4 K Ω ………………... (1)
Step2: Shockley’s Equation
( )
2
VGSQ
IDQ=IDSS . 1−
VGS ( cutoff )
( )
2
VGSQ
-VGS/2.4K Ω = 8m A 1− −8
2
-VGS/19.2 = 1/64 ( 8+VGS )
ID = 4.25/2.4K Ω = 1.77mA.
ID = 15.07/ 2.4K Ω = 6.27 m A. (not valid).
Graphical Approach:
ID = IDSS/4 = 8 mA /4 = 2 mA.
VGS = VP / 2 = - 8 / 2 = -4V.
ENHANCEMENT-TYPE MOSFETs
The transfer characteristics of the enhancement-type MOSFET are
different about the JFET and depletion-type MOSFETs, resulting
the result is a different drawing.
The drain current is zero for levels of gate-to-source voltage less
than the threshold level VGS(Th), as shown in Fig.
For levels of VGS greater than VGS(Th), the drain current is
defined by
Example (6):
Solution:
Device