Week 2 A
Week 2 A
p = dw/dt = (dw/dq)(dq/dt) = vi
• Concept:
As a positive charge q moves through a
drop in voltage v, it loses energy
energy change = qv
rate is proportional to # charges/sec
Attributes:
• Two terminals (points of connection)
• Mathematically described in terms of current
and/or voltage
• Cannot be subdivided into other elements
EECS 42, Spring 2005 Week 2a 4
A Note about Reference Directions
A problem like “Find the current” or “Find the voltage”
is always accompanied by a definition of the direction:
i - v +
Note that we have used the “ground” symbol ( ) for the reference
node on the DVM. Often it is labeled “C” for “common.”
EECS 42, Spring 2005 Week 2a 6
Sign Convention for Power
Passive sign convention
p = vi p = -vi
i i i i
_ _
+ +
v v v v
_ + _ +
Conservation of energy
total power delivered
equals
total power absorbed
Aside: For electronics these are un-
realistically large currents – mA is
more typical than A
vi (W) p (W)
918
- 810
- 12
- 400
- 224
1116
– resistor
passive elements, incapable of
– inductor generating electric energy
– capacitor
vs +_ vs=vx +_ vs=ix +_
independent
EECS 42, Spring 2005 voltage-controlled
Week 2a current-controlled
11
EECS 42, Spring 2005 Week 2a 12
Other Independent Voltage Source Symbols
Sinusoidal AC source
v(t) = Vpeaksin(t)
Veffective = Vpeak\/2
(In US, 120 V, so
Vpeak = 170 V)
is is=vx is=ix
independent
EECS 42, Spring 2005 voltage-controlled
Week 2a current-controlled
16
Electrical Resistance
• Resistance: Electric field is proportional to current
density, within a resistive material. Thus, voltage is
proportional to current. The circuit element used to
model this behavior is the resistor.
R
Circuit symbol:
Material resistivity
= (-cm)
T
Example:
Consider an 8 resistor. What is its conductance?
Example:
Example: f = 60 Hz
= 3 x 108 m/s / 60 = 5 x 106 m
EECS 42, Spring 2005 Week 2a 24
Construction of a Circuit Model
• The electrical behavior of each physical
component is of primary interest.
i2
i3
i1
i4
Formulation 2:
Algebraic sum of currents entering node = 0
• Currents leaving are included with a minus sign.
Formulation 3:
Algebraic sum of currents leaving node = 0
• Currents entering are included
EECS 42, Spring 2005 Week 2a with a minus sign. 29
A Major Implication of KCL
• KCL tells us that all of the elements in a single
branch carry the same current.
• We say these elements are connected in series.
15 mA
3 formulations of KCL:
1.
2.
3.
EECS 42, Spring 2005 Week 2a 31
Generalization of KCL
• The sum of currents entering/leaving a closed
surface is zero. Circuit branches can be inside this
surface, i.e. the surface can enclose more than one
node!
i2
i3
5A
2A i
+ –
loop v1 voltage loop v2 voltage
“drop” “rise”
_ (negative drop)
+
Formulation 2:
Algebraic sum of voltage drops around loop = 0
• Voltage rises are included with a minus sign.
(Handy trick: Look at the first sign you encounter on each element when tracing the loop.)
Formulation 3:
Algebraic sum of voltage rises around loop = 0
• Voltage drops are included
EECS 42, Spring 2005 Week 2awith a minus sign. 35
A Major Implication of KVL
• KVL tells us that any set of elements that are
connected at both ends carry the same voltage.
• We say these elements are connected in parallel.
+ +
va vb
_ _
1 2
+ + +
va vb vc
-
3
Path 1:
Path 2:
Path 3:
EECS 42, Spring 2005 Week 2a 37
An Underlying Assumption of
KVL
• No time-varying magnetic flux through the loop
Otherwise, there would be an induced voltage (Faraday’s Law)
I
• KCL tells us that the same
current (I) flows through
R1
every resistor
R2
+ • KVL tells us
VSS
R3
R4
R2
+ R2
+
+ – V2 VSS + – V2
VSS
R3 R3
R4 R4 R5
R R
V 2 V V ≠ 2 V
2 SS 2 SS
R R R R R R R R
1 2 3 4 1 2 3 4
Correct, if nothing else because R5 removes condition
isEECS
connected
42, Spring 2005 to nodes Weekof
2a resistors in series 41
Resistors in Parallel
Consider a circuit with two resistors connected in parallel.
Find their “equivalent resistance”.
x
• KVL tells us that the
I1 I2 same voltage is dropped
across each resistor
ISS R1 R2
Vx = I1 R1 = I2 R2
• KCL tells us
I I
+ +
eq
V R1 R2 R3 V Req
I1 I2
+ I
I1 I2 I3 V V
I R1 R2 R3 1 1 1
R1 R 2 R 3
V 1/R 3
I3 I
R3 1/R
1 1/R 2 1/R 3