Scribd
Upload
44 views20 pages

Mp-Intro and Architecture 1

This document provides an overview of the key topics covered in Module 1 of a syllabus on 8085 microprocessors. It discusses the internal architecture of 8085 microprocessors, including functional blocks like registers, status flags, and addressing modes. It also describes the main components of a microprocessor's internal architecture such as the accumulator, general purpose registers, program counter, and ALU. The status flags stored in the status flag register and their functions are defined.

Uploaded by

Radhakrishnan Puthalath
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
44 views20 pages

Mp-Intro and Architecture 1

This document provides an overview of the key topics covered in Module 1 of a syllabus on 8085 microprocessors. It discusses the internal architecture of 8085 microprocessors, including functional blocks like registers, status flags, and addressing modes. It also describes the main components of a microprocessor's internal architecture such as the accumulator, general purpose registers, program counter, and ALU. The status flags stored in the status flag register and their functions are defined.

Uploaded by

Radhakrishnan Puthalath
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 20

MODULE 1

SYLLUBUS
Internal architecture of 8085
microprocessor
Functional block diagram
Instruction set
Addressing modes
Classification of instructions
Status flags
Machine cycles and T states
Fetch and execute cycles
MICROPROCESSOR

• Multipurpose, programmable, clock driven,


register based electronic device that reads
binary instructions from memory. Accepts
binary data as input and processes data
according to the instructions and provides the
results as output.
MICROPROCESSOR CAN…

control different processes


turn on/off devices
data processing unit/compiling unit
have decision making capability(like
cpu)
INTERNAL ARCHITECTURE
CONSISTS OF VARIOUS REGISTERS FOR TEMPORARY STORAGE,
MANIPULATION OF DATA AND INSTRUCTIONS DURING
EXECUTION OF A PROGRAM.
• ACCUMULATOR(8-BIT)
• TEMPERORY REGISTER
• GENERAL PURPOSE REGISTER(B,C,D,E,H and L)
• STACK POINTER
• PROGRAM COUNTER
• INSTRUCTION REGISTER
• INCREMENTER/DECREMENTER ADDRESS LATCH
• STATUS FLAG REGISTER
OTHER FUNCTIONAL UNITS ARE..
1.INTERNAL DATA BUS
2.SERIAL I/O CONTROL
3.INTERRUPT CONTROL
4 .ALU
5 TIMING AND CONTROL
6ADDRESS BUFFER AND ADDRESS /DATA BUFFER
ACCUMULATOR
.8 Bit register
.Can send and receive data through internal data
bus
.Used for temporary storage , for placement of final
results of ALU operations.
.o/P drives ALU
.Hold one of the quantities operated by ALU and
receives the results of ALU
TEMPERARY REGISTER

• 8-bitregister
Receive data from data bus
and hold for ALU, stores
operands of ALU operation
GENERAL PURPOSE REGISTER
An array of 6 number of registers of 8bits –
arranged in pair
B&C
D&E
H &L
.Like RAM with addressable memory
locations
Each register alone used to store -8 bit of data

Combination of registers stores 16 bit


data/address
STACK POINTER

16-BIT register

control stack and hold the address of


stack

Used to save the content of register during


execution time.
PROGRAM COUNTER

16-bit register

stores the memory address currently being read


from or write in to memory by CPU

It is incremented after each instruction


automatically, point out the location of vnext
instruction
INSTRUCTION REGISTER
.During operation, opcode of instruction stored in
instruction counter

.Drive instruction decoder and machine cycle


encoder
.simply hold instruction from data bus then decodes
interpret instn and producing signals to carry it out
INCREMENTOR / DECREMENTAL
.Allows contents of any of 16 bit register to be
incremented or decremented by logic 1.
STATUS FLAGS

It is set of 5 flip flops


Each hold 1-bit flag during certain conditions of ALU operation

S 7 Z 6 X 5 AC 4 X 3 P 2 X 1 CY 0
SIGN FLAG
IF MSB of result of operation has value 1,the flag is set, others reset

ZERO FLAG
If the result of instruction has value zero, Z flag set

AUXILIARY CARRY FLAG


flag hold carry out of bit 3 to bit 4 resulting from execution of ALU
operation

CARRY FLAG
If instruction resulted in carry or borrow out of higher order bit, this flag is
set

PARITY FLAG
When the result of operation contains even number of 1’s-pf set
odd number of 1’s -reset

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy