Expt 6
Uploaded by
sandhyaudaya2908Expt 6
Uploaded by
sandhyaudaya2908VEL TECH HIGH TECH
Dr. RANGARAJAN Dr. SAKUNTHALA ENGINEERING
COLLEGE
An Autonomous Institution
Approved by AICTE-New Delhi, Affiliated to Anna University, Chennai
Accredited by NBA, New Delhi &Accredited by NAAC with “A” Grade & CGPA of 3.27
Course code 21HE38P Semester III
Category ECE L T P C
DIGITAL LOGIC CIRCUITS LABORATORY
Course Title 0 0 4 2
(Common to CSE & IT)
SYLLABUS No. of Credits: 2
EXPERIMENT NO : 6
DESIGN AND IMPLEMENTATION OF BOOLEAN EXPRESSION USING MULTIPLEXER
AND DE-MULTIPLEXER.
COURSE OBJECTIVES
• Understand the various basic logic gates.
• Design and implement the various combinational circuits.
• Design and implement sequential circuits
• Understand and code with HDL programming
COURSE OUTCOMES
CO. No. Course Outcomes
On successful completion of this Course, students will be able to
C308.2 Implement sequential circuits like registers and counters.
AIM:
To design and implement Multiplexer and De-multiplexer using basic gates.
APPARATUS REQUIRED:
Sl.No. COMPONENT SPECIFICATION QTY.
1. ORGATE IC7432 1
2. NOTGATE IC7404 1
3. 3 INPUT AND GATE IC 7411 2
4. ICTRAINERKIT - 1
5. CONNECTING WIRES - 35
BLOCK DIAGRAM FOR 4:1 MULTIPLEXER:
FUNCTION TABLE:
S1 S0 INPUTS Y
0 0 D0→D0S1‟ S0‟
0 1 D1→ D1S1‟ S0
1 0 D2→ D2S1 S0‟
1 1 D3→ D3S1 S0
Y=D0S1‟ S0‟+D1S1‟ S0+D2S1S0‟ +D3S1S0
LOGIC DIAGRAM:
TRUTH TABLE:
S1 S0 Y=OUTPUT
0 0 D0
0 1 D1
1 0 D2
1 1 D3
BLOCK DIAGRAM FOR 1:4 DEMULTIPLEXER:
FUNCTIONTABLE:
S1 S0 INPUT
0 0 X→ D0= XS1‟ S0‟
0 1 X→ D1 = XS1‟ S0
1 0 X→ D2 = XS1 S0‟
1 1 X→D3 = XS1 S0
Y= XS1‟ S0‟ +XS1‟ S0+ XS1S0‟ + XS1 S0
LOGIC DIAGRAM FOR DEMULTIPLEXER:
TRUTH TABLE:
INPUT OUTPUT
S1 S0 I/P D0 D1 D2 D3
0 0 0 0 0 0 0
0 0 1 1 0 0 0
0 1 0 0 0 0 0
0 1 1 0 1 0 0
1 0 0 0 0 0 0
1 0 1 0 0 1 0
1 1 0 0 0 0 0
1 1 1 0 0 0 1
PROCEDURE:
(i) Connectionsaregivenaspercircuitdiagram.
(ii) Logicalinputsaregiven aspercircuitdiagram.
(iii) Observe the output and verify the truth table.
RESULT:
Thus the design and implementation of Multiplexer and De-multiplexer using logic gates was
done.
Concept videos for experiment 6
S.NO TOPIC LINK AUTHOR
https://www.youtube.com/watch?v=aQlF-9i3fAA
1 Multiplerer All About Electronics
https://www.youtube.com/watch?v=eeWHM3zzK3M
2 Demultiplexer All About Electronics
Animated videos for experiment 6
https://www.youtube.com/watch?v=JfaUrfkOzOs
1 Multiplerer Practical Ninjas
https://www.youtube.com/watch?v=jcmFShNkSHs
2 Demultiplexer Ian Ric Zamora
Demo videos for experiment 6
https://www.youtube.com/watch?v=J8LbagTxz3A
1 Multiplerer TechQueue
https://www.youtube.com/watch?v=9UzulpRc5zI
2 Demultiplexer Engineering Guts
TEXT BOOKS:
• M. Morris R. Mano, Michael D. Ciletti, ―Digital Design: With an Introduction to
theVerilog HDL, VHDL, and System Verilog, 6th Edition, Pearson Education, 2017
REFERENCES:
• G. K. Kharate, Digital Electronics, Oxford University Press, 2010
• John F. Wakerly, Digital Design Principles and Practices, Fifth Edition, Pearson
Education,2017.
• Charles H. Roth Jr, Larry L. Kinney, Fundamentals of Logic Design, Sixth
Edition,CENGAGE Learning, 2013
• Donald D. Givone, Digital Principles and Design‖, Tata McGraw Hill, 2003.